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Since 2004 Imperial College has been developing the world’s first application-specific
instrumentation aiming at the on-line, in-situ, physiochemical monitoring of adult stem
cell cultures. That effort is internationally known as the ‘Intelligent Stem Cell Culture
Systems’ (ISCCS) project. The ISCCS platform is formed by the functional integra-
tion of biosensors, interfacing electronics and bioreactors. Contrary to the PCB-level
ISCCS platform the work presented in this thesis relates to the realization of a miniatur-
ized cell culture monitoring platform. Specifically, this thesis details the synthesis and
fabrication of pivotal VLSI circuit blocks suitable for the construction of a miniaturized
microelectronic cell monitoring platform. The thesis is composed of two main parts.
The first part details the design and operation of a two-stage current-input current-
output topology suitable for three-electrode amperometric sensor measurements. The
first stage is a CMOS-dual rail-class AB-current conveyor providing a low impedance-
virtual ground node for a current input. The second stage is a novel hyperbolic-sine-
based externally-linear internally-non-linear current amplification stage. This stage
bases its operation upon the compressive sinh−1 conversion of the interfaced current
to an intermediate auxiliary voltage and the subsequent sinh expansion of the same
voltage. The proposed novel topology has been simulated for current-gain values rang-
ing from 10 to 1000 using the parameters of the commercially available 0.8µm AMS
CMOS process. Measured results from a chip fabricated in the same technology are also
reported. The proposed interfacing/amplification architecture consumes 0.88-95µW.
The second part describes the design and practical evaluation of a 13.56MHz frequency
shift keying (FSK) short-range (5cm) telemetry link suitable for the monitoring of in-
cubated cultures. Prior to the design of the full FSK radio system, a pair of 13.56MHz
antennae are characterized experimentally. The experimental S-parameter-value de-
termination of the 13.56MHz wireless link is incorporated into the Cadence Design
Framework allowing a high fidelity simulation of the reported FSK radio. The trans-
mitter of the proposed system is a novel multi-tapped seven-stage ring-oscillator-based
VCO whereas the core of the receiver is an appropriately modified phase locked loop
(PLL). Simulated and measured results from a 0.8µm CMOS technology chip are re-
ported.
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Chapter 1
Thesis Overview
At Imperial College London, since early 2005, a BBSRC / EPSRC - funded project
termed ‘Intelligent Stem Cell Culture System’ (ISCCS) runs. The project aims: a)
at the collection of in-situ and on-line physiochemical information from an ongoing
stem cell (and in general cell) culture, and b) the biologically relevant interpretation
of the collected spatiotemporal information. The ultimate and overarching scope of
the project is to shed light on the physiology of stem cells from a different perspective
perhaps contributing to the demystification of stem cell differentiation paths through the
interpretation of the temporally evolving spatial profiles of the targeted physiochemical
parameters.
The main research involved in the projects are three: a) miniaturized biocompatible
biosensors capable of sensing physical or chemical parameters such as temperature,
pH, oxygen, glucose and lactate. b) data acquisition electronics tailored to the spe-
cific biosensors and offering interfacing with amperometric sensors in the range of 0.1-
10nAs and potentiometric sensors in the range of mVs. c) Bioreactors for bioprocess-
ing. The specific project used two-dimensional bioreactors. Figure 1.1 shows a typical
miniaturized biosensors used whereas figure 1.2 illustrates the bioreactor used. Figure
1.3 illustrates the bioreactor together with the sensors whereas figure 1.4 illustrates the
bioreactor together with the biosensors inside the incubator.
The Intelligent Stem Cell Cultures Systems project aims at the concurrent in-situ and
on-line monitoring of many cell cultures under the same or different conditions (paral-
lel bioprocessing). The reason for this has to do with the hypothesis that the parallel
physiochemical monitoring of many stem cell cultures should facilitate the study of
differentiation paths and culture behavior in general. In practice however the need for
2
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F 1.1: Miniaturized Biosensors
F 1.2: Model of a Typical Bioreactor
parallel bioprocessing translates into the need for a multi-channel data acquisition sys-
tem.
As part of the ISCCS project, the ‘Bioinspired VLSI CAS Group’ of the Dept. of Bio-
engineering, under the leadership of Dr’s Xicai Yue and E. M. Drakakis has developed
a new multi-channel sensor interfacing instrument tailored for cell culture monitoring
purposes. The new instrument incorporates both hardware and software and its full de-
tails can be found in [1]. The platform can support up to 128 channels organized in
8 modules of 16 channels each. Each one of the modules can be either amperometric
or potentiometric. Figure 1.5a and b illustrates the poteniometric and amperometric
modules respectively.
As an example of the use of the new platforms Figure 1.6 illustrates the temporally
evolving concentration of ammonia with a Mouse 3T3 fibroblast cell cultures over a
period of 7 days.
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F 1.3: Bioreactor together with the Sensors
F 1.4: Bioreactor along with the biosensors placed within the incubator
The ISCCS project involved three full time post-docs one for each of the constituent
areas of research involved i.e. one for biosensors, one for electronics and one for bio-
processing. These three post-docs were accompanied by three PhD student, one on each
of the three research areas.
The work presented in this thesis entails the research effort associated with the periph-
eral PhD study on the general area of electronics within the framework of the ISCCS
projects.
This particular PhD thesis focuses on the design, analysis, synthesis, fabrication and
testing of IC blocks suitable for current-sensors and short-range radio. The motivation
behind the whole effort is to propose IC blocks that would allow, to a certain extent, the
miniaturization of the senor interfacing boards used by the ISCCS project.
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F 1.5: (a) Poteniometric and (b) Amperometric modules.
The research presented in this thesis focuses on a new current-mode hyperbolic-sine
amplifier suitable for nA-range sensor current interfacing and on short-range 13.56MHz
radio blocks.
The current amplifier is based upon the novel weak inversion Sinh synthesis techniques.
The Sinh Current Amplifier is a novel circuit currently under patent. It utilizes MOS
transistors in their weak inversion region exploiting their exponential relationship be-
tween the drain current and the gate source voltage. By doing this, an input current may
be converted to a sinh intermediate voltage Iin-to-sinh(Vx) via a bias current I0. With
a modification to the circuit, the reverse operation may be performed and a voltage to
sinh current may be achieved (sinh(sinh−1(Iin))-to-Iout) by means of a bias current I1.
In doing so a ‘current to sinh voltage to current’ (I to sinh(Vx) to I) conversion is per-
formed, thereby making the amplifier circuit Externally Linear, but Internally Nonlinear
(ELIN). The gain of the circuit is determined by the ratio of the current values I1 and
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F 1.6: Concentration of ammonia with Mouse 3T3 fibroblast cell cultures over a
period of 7 days. Each trace represents an electrode placed in a different location in the
cell culture.
I0. Chapter 3 presents a literature review of present day sensor models. Chapter 4 and
5 deals with the synthesis and analysis issues of the new current amplifier. Chapter 6
presents simulated and measured results from fabricated and tested chips in the AMS
0.8µm and AMS 0.35µm technologies
The wireless unit consists of a single transmitter and receiver circuits. Both consist of a
novel multi-tapped voltage controlled ring oscillator which allows the shift in frequency
range of a basic VCO as well as reducing the high frequency feedback noise. The wire-
less unit operates within the 13.56MHz industrial-scientific-medical (ISM) band and is
designed for a range of 5-10 cms. Whereas the transmitter works on the principle of
Frequency Shift Keying, and is based around a VCO, the receiver consists of a Phase
Locked Loop. Chapter 8 presents a literature review of present day radio system de-
signs. Chapter 9 and Chapter 10 entails the design of a novel radio system’s transmitter
and receiver blocks, whereas Chapter 11 presents simulated and measured results from
fabricated and tested chips in the AMS 0.8µm and AMS 0.35µm technologies
Chapter 2
Stem Cells: What are they and what is
their general significance?
Many lower animals are able to regenerate amputated limbs, while mammals are unable
to do this to the extent of animals such as the star fish and newt, humans are able
to replace blood, skin and other tissue. The cells that allow for this regeneration and
renewal of tissue are known as Stem Cells. Stem cells are the most fundamental building
blocks of human life: Stem cells can replicate themselves or become specialized cells
(such as skin, blood, muscle and nerve) depicted in figure 2.1. [2]
F 2.1: Stem Cells can proliferate or become specialized cells. Extracted from [2]
The fundamental difference between muscle, blood, nerve cells and stem cells is that
stem cells are able to divide and renew themselves whereas muscle, blood and nerve
7
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cells cannot. When stem cells multiply (replicate) themselves the process is termed
proliferation, whereas when they transform into a specialized cell the process is termed
differentiation.
2.1 Embryonic Stem Cells
The human body contains over two hundred different types of cells. These different
cells are not present in a fertilized egg but are developed from a pool of stem cells that
are located within the embryo. This pool will then proliferate, differentiate and finally
give rise to every cell, organ and tissue of the fetus’s body. There are two different
classifications of stem cells - embryonic and adult ones. Embryonic stem cells are
obtained by withdrawing the inner cell mass from a Blastocyst placed in a culture. The
culture medium is then cultivated in the dish. Nutrients are released into the culture
medium. The inner mass proliferates and outgrows the dish. At this time the medium is
split up and placed into many dishes, and this process continues. [3]
A blastocyst is a 4-day-old embryo (developed 4 days after fertilization), and it contains
the material for the construction of a full organism. The inner cell mass of the Blastocyst
is composed of about 30-34 cells that are known as pluripotent as they have the unique
ability to transform into any (and all) types of cells within the body. The outer layer of
the Blastocyst goes on to form the placenta and other material required for the fetus to
fully develop.
It is here that the ethical and moral debate of stem cells comes into play. Removing
the inner cell mass provides scientists with the most basic building blocks of human
life as we know it which have the potential to lead to cures of degenerative diseases.
However, by removing the inner cell mass, the ability of the blastocyst to become a
fetus is destroyed. Figure 2.2 shows the pathway of an embryonic stem cell culture. [4]
2.2 Adult Stem Cells
The second type of stem cells are adult stem cells. It was previously believed that they
do not have the potential of embryonic stem cells. Adult stem cells reside deep within
human organs. Blood, skin and the lining of the gut are but a few parts of the body
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F 2.2: Embryonic Stem Cells Pathway. Extracted from [5]
which are constantly replenishing themselves. In those cases, stem cells are in constant
use.
It was previously thought that haematopoietic (blood) stem cells were unable to be-
come the cells of different tissues like nerve cells. Studies and research have allowed
scientists to realize that stem cells have the potential to become cells of a completely
different tissue than the one in which they reside in. This process has been termed
Plasticity. The understanding of this phenomenon could lead to insulin producing liver
cells, haematopoietic stem cells becoming the muscle of the heart as well as neurons. As
adult stem cells are found within organs and tissue, they are surrounded by the organs
and tissue and hence it is difficult to obtain them and preserve them in a lab. [7]
Figure 2.3 shows how stem cells residing within the bone are able to differentiate fol-
lowing a number of paths.
2.3 Summary
The ability of stem cells to replace dead or damaged tissue is why stem cells excite
both medical doctors and biologists alike. Embryonic stem cells could provide a wealth
of knowledge. However their use is shadowed by an ethical and moral discussion.
Moreover there is a risk associated with the use of embryonic stem cells as they could
lead to the creation of tumors in the subject where the undifferentiated cells have been
implanted. Adult stem cells on the other hand both overcome the ethical debate and they
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F 2.3: Bone stem cell differentiation pathways. Extracted from [6]
do not seem to cause cancer. However they are difficult to identify, maintain and grow
in a lab. Today stem cells are predicted to be able to treat at some point Parkinson’s
disease, diabetes, heart disease, spinal cord injury, Alzheimer’s and vision loss. [8] [9]
[10]
As explained in Chapter 1 the circuit research presented in this Thesis is motivated by
the need for miniaturizing of a multi-channel (up-to-128 channel) physiological mon-
itoring platform which in turn aims at the acquisition of temporarily evolving spatial
profiles of physiochemical parameters during the growth of stem cell cultures.
Part II
Sensor Interfacing Circuitry
11
Chapter 3
Overview of Sensor Interfacing
Circuits
Sensors are essential for medical research. By monitoring a chemical experiment with
accurate sensors, an engineer would be able to understand and further the knowledge
of that reaction. It is with a greater understanding of biological reactions that makes it
possible to cure and prevent diseases.
There are various and numerous types of sensors that are available on the market. A
sensor is defined as a component which changes a real world signal such as temperature,
pressure etc into an electrical signal. However, there are also Sensor Interface Circuits
whose existence is due to the electrical signals (previously mentioned) requiring signal
conditioning. This conditioning may take on the appearance of amplification, current-
to-voltage conversion, digitization or a combination of the aforementioned methods.
This chapter reviews literature on present day sensor models. Initially elementary ca-
pacitive and resistive models used to sense pressure, mis-alignment, heartbeats and cere-
brospinal fluid pressure within the brain were considered. However due to the limita-
tions of the aforementioned sensors, the more sophisticated potentiostat is explored.
The potentiostat allows CO2, glucose and electrolyte solutions to be characterized by
monitoring the solution under electrical stimulation. Subsequently the three-electrode-
potentiostat is analytically described via its electrical model. Potentiostat-based sensor
systems are finally illustrated in detail.
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3.1 Piezoelectric / Resistive Sensors
In 1880 at the French Academy of Science, the Curie brothers told the audience that they
had discovered the piezoelectric effect. The brothers realized that some materials had
the property to transform pressure into an electrical output. When for example, quartz
has pressure applied to or relieved from it, then an electric current would be induced
with a positive or negative sign respectively. The Curies set up an experiment where
a crystal specimen was sandwiched between two copper plates. The plates were then
connected to a Thomson electrometer. Applying and relieving stress showed a charging
in opposite polarities. [11]
Even though the Curies discovered the piezoelectric effect in the late 19th century, it
took till the 1950’s for the phenomenon to be exploited industrially. In the past sixty
years, the applications of piezoelectric devices have been vast. As a piezoelectric sensor
can measure pressure, acceleration strain or force, it has practical applications in the
following areas:
• Aerospace Engineering: accelerometers, gyroscopes (to measure acceleration)
and level sensors
• Ballistics: velocity, impact, sound sensors
• Engine Testing: dynamic stressing
• Engineering: medical ultrasound, SONAR devices, shock and vibration isolation
• Industry: strain gouges, engine management systems (sample the vibrations of
the engine block), acoustic emission testing.
• Miscellaneous: Loudspeakers, ink jet printers, microscopes and quartz clocks to
name just a few.
The role of the piezoelectric effect in a force sensor is shown in figure 3.1. Compress-
ing the plates, will result in a charge proportional to the force. However if the plates
had a voltage applied across them, then the electric field would cause a realignment
and the material would be deformed. This is used in speakers (voltage to mechanical
compression) and microphones (mechanical to electrical conversion). [13]
A common setup of using the piezoelectric effect as a sensor is in the Wheatstone bridge
depicted in figure 3.2. Two polysilicon resistors are used, which are placed on the silicon
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F 3.1: Theoretical setup of a piezoelectric sensor. Extracted from [11]
nitride membrane. The resistors are positioned at the edge of the membrane where they
are exposed to the greatest stresses and strains.
F 3.2: Wheatstone bridge-based sensor comprising of piezoresistors and ploysil-
icon resistors. Extracted from [14]
The circuit in figure 3.3 shows a similar setup. However in this case the engineers have
also incorporated a wireless unit which transmits the sensed data. Specifically, in this
configuration, the piezoresistive device is used as a bending beam (R3 acts as the beam,
and R4 is used for calibration). The applied pressure causes a varying voltage to be fed
into the differential amplifier AMP04. This circuit can be used as a rotation sensor. [15]
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F 3.3: Rotation sensor using a Wheatstone Bridge. Extracted from [15]
3.2 Capacitive Sensors
Physically speaking, a capacitor consists of two conductive plates with a non-conducting
dielectric material sandwiched in between. Due to the dielectric being non-conductive,
no current will flow through it but there will be a potential difference between the plates.
As the two plates are oppositely charged, an electric field will exist between them. If
now, one of the plates is fixed and the second is suspended, then as the second vibrates,
a changing capacitance value is induced which can be monitored. Since the capacitor
value is proportional to area, then a smaller capacitor will be far more sensitive than a
larger one [17]. If ∆x represents the maximum possible misalignment of the two plates
due to vibrations, should a small capacitor be used, then the capacitor value variation
will be large in comparison to the capacitor size. If the capacitor was large, then the
variation will be small in comparison to the capacitor size.
Whereas piezoelectric materials provide sensing information when they are stressed,
the capacitive devices measure/sense by means of the displacement of their plates with
respect to one another [18] [19]. Figure 3.4 codifies schematically the variations when
the capacitor is stressed.
F 3.4: Capacitor in normal state (a) and when under pressure (b). Extracted from
[20]
The capacitance value C is given by equation 3.1,
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C = 
Area
d
(3.1)
Where  denotes the dielectric constant value and d denotes the distance.
The capacitive effect used as a sensor is shown in figure 3.5.
F 3.5: Capacitive Heartbeat Sensor. Extracted from [21]
The sensor is based on a Colpitts oscillator whose capacitance is varied by cardiac
and respiratory activities. The frequency of oscillation provides a representation of the
heartbeat and respiration. Capacitive electrodes are placed upon a piece of cloth with
the electrodes arranged in a square of four patches. Figure 3.6 illustrates the model of
the electrodes placed on the body.
F 3.6: Model of the patch electrodes placed on the chest. Extracted from [21]
The capacitive sensor is also used in the cerebrospinal fluid (CSF) shunt system [22].
CSF is the fluid which protects the brain tissue and transfers nutrients. The CSF is
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absorbed into the bloodstream after it flows to the base of the brain. Hydrocephalus
is a neurological disease due to unregulated increments in intracranial pressure that
arises due to CSF pooling in the brain. The CSF shunt system consists of a micro-
telemetry pressure sensor, a micro-pump and a controller. The microcontroller pressure
sensor is an LC Oscillator designed with a pressure sensitive capacitor and an inductor.
The resonator may then be implanted within the skull and can be magnetically coupled
to an external detector. Figure 3.7 illustrates the CSF shunt system. An increase in
the intracranial pressure compresses the sensor shifting the phase near the resonance
frequency.
F 3.7: CSF shunt system implementation. Extracted from [22]
Figure 3.8 illustrates the pressure sensor. The Cr/Au electrode situated the p+ di-
aphragm and the Cr/Au electrode on the Pyrex glass creates the variable capacitance.
3.3 Potentiostats
In 1942, the term ‘potentiostat’ was coined by Hickling, who designed and produced
the first three electrode version. Later he presented its ability to further knowledge in
the areas of iodide oxidation and solution stripping [24]. However the true potential of
the potentiostat was only realized in the 1960’s when it was used for corrosion research
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F 3.8: Wireless LC based pressure sensor. Extracted from [22]
(such as atmospheric corrosion and corrosion in structures as well as other types of
steel) [25].
A potentiostat is a specific piece of (research) equipment that has allowed engineers to
obtain a far greater understanding of many chemical reactions that take place in nature
and in a laboratory [26]. Potentiostats essentially may be considered as an analytical
tool which allows a scientist to evaluate, characterize and identify organic, inorganic and
biochemical specimens. One specific use has been the measurement of the dielectric
attributes of biological tissue, cells and molecules. For this application, a potential is
applied to a cell culture and the output current frequency would be taken as a measure
of the studied reaction. More present day applications of the potentiostat include the
in-vivo detection of analytes like glucose and catechol amines [27], food control, and
the of analysis blood [28].
F 3.9: Potentiostat from the 1940’s (left) [29], and 2000’s (right) [30]
One of the first potentiostats built in the 1940’s is shown in figure 3.9. Commercial
providers were Caldwell, Parker and Diehl. Adjacent to it is a present day handheld
model.
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3.3.1 Two Electrode Potentiostat
The material covered in this section is based primarily on references [31] and [32]
The theoretical construct of the two electrode potentiostat is shown in figure 3.10. In
order for a reaction to occur, the potential drop across the working electrode (called so,
as it is where the reactions occur) must be above a particular value. The reaction takes
place between the working electrode (WE) and the electrolyte (solution in which the
working electrode is immersed). In order to complete the circuit, a counter electrode
(CE) is also inserted in the solution. The potential difference across the WE and CE is
set to the desired value for the specific reaction to take place, and the output (current) is
taken from the grounded working electrode.
F 3.10: Typical two electrode potentiostat. Extracted from [32]
The current output from the WE gives a measure of the concentration of the electrolyte
solution. Providing a variable (saw-tooth) input also allows the reaction time of the
electrolyte to be recorded. The CE is chosen to have a high redox rate in order to reduce
the CE’s sensitivity to current variations (as long as the current is kept small). Hence
the potential across the CE is kept practically constant. Therefore, the output current is
directly related only to the reaction taking place at the working electrode - electrolyte
interface.
The voltage Vcell is a combination of three separate potential drops: the potential VCE
across the CE, the electrolyte potential Velec (Ielectrolyte ∗ Relectrolyte = Velec) and, the WE
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potential VWE. In order for a reliable and descriptive current output to be obtained from
the WE, VWE should remain constant so that IWE carries the information of the reaction.
Figure 3.11a illustrates a model of a two electrode potentiostat. Under zero current
conditions (and as CE has a high redox rate), the potentials VCE and VWE remain constant
(figure 3.11b). If a non-zero current is present (figure 3.11c), then Velec would increase
and as Vcell is fixed, VWE would reduce to compensate. In this case both VWE and IWE are
varying. With two variables, the results become unreliable. However if VRE−WE (VCELL)
is kept constant, then only IWE would vary as the reaction takes place, and IWE would
‘carry’ all of the relevant information of the reaction.
3.3.2 Three Electrode Potentiostat
The material covered in this section is based primarily on references [32], [33], [34],
[35], [36] and [37]
Figure 3.12 illustrates a typical three electrode potentiostat.
The Reference Electrode (RE illustrated in figure 3.12) is used to measure the working
electrode’s potential. In order for it to not affect the reaction, no current should flow
through it. In other words the RE should have a very high input impedance. Usually
the RE is constructed from silver/silver chloride (Ag/AgCl). The counter electrode
has a similar function; it must not interfere with the reaction, but it must provide the
required current and ‘close the circuit’. In fact the counter electrode’s main function is
to complete the circuit [32].
The reference electrode plays a vital role in ensuring reliable results may be collected
from the working electrode.
For reliable results, VWE should remain stable, Figure 3.11d illustrates the simple model
of a three electrode potentiostat. Under the zero current conditions (figure 3.11e), Vcell
is at the desired potential. If the current increases (figure 3.11f), then as previously Velec
increases and VWE decreases and so Vcell drops. Therefore, for a constant VWE (figure
3.11g), VC−RE is increased returning VWE (and Vcell) to its original value.
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F 3.11: (a) Two electrode potentiostat, (b) zero current conditions, (c) positive
current conditions, (d) Three electrode potentiostat, (e) zero current conditions, (f)
positive current conditions, (g) positive current conditions with VWE held constant.
Extracted from [32]
3.3.3 Peripheral Circuitry
Figure 3.13 depicts the basic three electrode potentiostat with a typical set of surround-
ing circuitry. The output stage consists of a standard current amplifier configuration
with the current from the working electrode being fed into a virtual ground node. By
creating the working electrode - virtual ground connection, a low impedance path is
created for current to flow from the working electrode to the current amplifier without
restriction.
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F 3.12: Typical Three electrode potentiostat. Extracted from [32]
Figure 3.13 illustrates the circuit analysis of the three-electrode potentiostat.
F 3.13: Typical Three electrode potentiostat circuit analysis
Clearly
AVd − IWRo − Vo = 0 (3.2)
Rearranging 3.2 gives 3.3
Vo = AVd − IWRo (3.3)
Substituting Vd = (VIN − VRE) into 3.3 yields 3.4,
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Vo = A(VIN − VRE) − IWRo (3.4)
As IW = −VoutR f then,
Vo =
Ro
R f
Vout + A(VIN − VRE) (3.5)
The requirement of op-amp2 in figure 3.13 is to amplify the low amplitude current IW .
3.3.4 Randles Electrode Model
The material covered in this section is based primarily on references [33], [39], [40],
[41] and [42]
In order to obtain a greater understanding of the internal operation of the potentio-
stat, the electrolyte and electrode will be replaced by electrical models. Figure 3.14
illustrates ‘Randles equivalent model’ for an electrode in a solution. Randles model
represents a coated electrode that has been submerged in an electrolyte.
• RS - impedance of the electrolyte solution between the reference electrode tip and
the surface of the working electrode.
• CC - double layer capacitance of the coating of the working electrode which is
defined by the thickness and dielectric constant of the electrode.
• RC is the impedance of the working electrode.
Randles model reveals handily the effect the parallel resistance and capacitance will
have. The typical frequency response of the passive circuit equivalent depicted in figure
3.14 is given in figure 3.15,
Referring to figure 3.15, at low frequencies the total magnitude is a combination of RS
and RW (where RW is the parallel combination of RC and CC). At higher frequencies
however, the capacitor CC becomes short circuited and RS remains as the dominant
term.
An example of a practically used electrochemical cell is shown in figure 3.16. The
potentiostat is used for Electrochemical Impedance Spectroscopy (EIS). The working,
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F 3.14: Randles equivalent model of an electrode in electrolyte. Extracted from
[43]
F 3.15: AC response of the Randles equivalent model, RW corresponds to the
parallel combination of Rc and CC . Extracted from [44]
reference and counter electrodes are submerged into an electrolytic solution (5% salt
water). In this case the RE is typically a saturated calomel electrode (SCE) and the
CE tends to be an inert material (carbon / platinum). The potentiostat circuitry must
provide both DC and AC excitation to the counter electrode, as well as recording the
result from the working electrode. The recorded information can be used to calculate
the impedance of the electrolyte.
In this specific case [45] “a small (5-10mV) amplitude ac signal is applied to the sam-
ple by the potentiostat and the current response is analyzed to extract the phase and
amplitude relationship between the current and voltage signals”. With these data, the
electrolyte solution can be fully characterized. Due to the requirement for precise re-
sults, a signal of 1mHz was applied meaning the time period of the waveform would be
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F 3.16: Electrochemical Cell. Extracted from [46]
16mins and 40seconds [46]. This time frame specifies the longevity required in order
for the reaction to occur.
A more detailed version of Randles circuit is depicted in figure 3.17. Positively charged
oxidants move towards the negatively charged electrode and charge transfer occurs cre-
ating reductants. Subsequently the reductants move towards the bulk of the electrolyte.
IHP and OHP represent the inner and outer Helmholtz planes, respectively and exist
around the electrode where charge transfer occurs.
• Rs - impedance of the electrolyte fluid
• Cd - double layer capacitance defined by the total of the combined charges in the
electrode and the ions within the solution.
• RP - charge transfer resistance created by the current flowing due to the reaction
at the electrode - electrolyte interface.
• RW - the Warburg impedance represents the limit of the diffusion process due to
the ions within the solution. [47]
Utilizing Randles model of figure 3.17, allows the potentiostat figure 3.13 to be redrawn
in an equivalent manner as in figure 3.18.
Note how, as the reference electrode has no current flowing through it, is considered to
be a single impedance.
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F 3.17: Electrode / Electrolyte Interface Model. Extracted from [48]
F 3.18: Three electrode potentiostat theoretical setup. Extracted from [44]
3.3.5 Literature Review
The two electrode potentiostat suffers from the disadvantage that potential across the
working electrode cannot be controlled (section 3.3.1). However its simplicity makes
it desirable for some applications. Figure 3.19 describes a two electrode potentiostat
designed by Narula and Harris (University of Florida).
Assume that at the beginning of the experiment the RESET is initiated. The capacitorCd
will be pre-charged to Vdd, henceforth the capacitor will then discharge via the working
electrode - that is, the charge stored on the capacitor will dissipate through the working
electrode at a rate controlled by the WE / electrolyte reaction. When the potential of Cd
reaches Vre f , an output pulse is generated, and a reset pulse is initiated.
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F 3.19: Two electrode potentiostat based on charging and discharging Cd. Ex-
tracted from [49]
A practical three electrode potentiostat has also been presented by scientists at Stanford
University who designed a miniaturized three electrode version for electro-analytical
instrumentation. In this case a DA converter (shown in figure 3.20) is used to set the
potential difference between the working and reference electrodes. The control ampli-
fier is used to analytically compare the desired counter electrode potential while taking
into account the reference electrode’s potential. Finally the working electrode current
is sensed via a current input based AD converter [50].
Experimentally, a thin film Iridium electrode submerged in de-ionized water is con-
nected to the chip. In order to characterize the solution, the counter electrode is driven
with a triangular waveform. To interpret the response of the potentiostat, the output is
measured and plotted on a current vs voltage plot.
Engineers from the University of Michigan describe the design of a single ended po-
tentiostat shown in figure 3.21. A slight modification is presented in the reference -
counter (AE) electrode loop, where the input potential is added to that of the reference
electrode. OP1 in figure 3.21 is configured as a voltage follower, as such (nearly) no
current will flow from the cell through the reference electrode. The function of OP3 is
simply to provide a current to voltage conversion with gain and a virtual ground node.
Overview of Sensor Interfacing Circuits 28
F 3.20: Three electrode potentiostat from Stanford.. Extracted from [50]
F 3.21: Single ended potentiostat. Extracted from [51]
The test circuit is described in detail in figure 3.22. The electrode-electrolyte interface
is modelled by a simple series resistance. The results of the AE (auxiliary electrode
also known as the counter electrode), reference and working electrode are plotted on an
Agilent 54641 oscilloscope.
The potentiostat shown in figure 3.23 was designed as a collaboration of two Taiwanese
universities [52]. An amplifier block is used to measure the potential difference be-
tween the reference and working electrode. The result of this provides information
on whether the potential of the reference electrode reaches the desired voltage or not.
ADC−1 dictates the operation of the microprocessor to decide and provide the signal
that is required for the D/A converter to efficiently drive the potentiostats interfacing
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F 3.22: Test circuit for the potentiostat of figure. Extracted from 3.21. [51]
circuitry. The D/A converters function is to control the current through the cell by ap-
plying the sufficient voltage to the counter electrode. The feedback iteration process
proceeds till the potential between the reference electrode and ground is at the desired
level.
F 3.23: Microprocessor-based potentiostat. Extracted from [52]
A smart chip has been designed by an international team of engineers [53], it consists
of a number of potentiostatic sensors (one of which is shown in figure 3.24), ADC’s,
microcontroller and other systems. The Op-Amp 1, Op-Amp 2, R1 and R2 loop provides
a modified voltage follower circuit which is excited by the triangular wave generated
by the Op-Amp 3 - Cext loop. The triangular waveform provides cyclic voltammetry
in order to characterize the electrolytic solution. A simple transimpedance amplifier is
used for the current output (from the working electrode) to voltage conversion.
The next paper described is a collaboration of a number of South Korean universities.
Their design consists of a three-stage unit. It contains an electrochemical potentiostat
sensor, an ADC, a microcontroller and a wireless RF device to transmit the sensed data
[54]. Figure 3.25 shows the sensing part of the circuit. The DA converter is used to set
the desired value for the working electrode reaction to occur. Op-amp-1 reads the de-
sired value from the DA converter and processes it against the potential on the reference
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F 3.24: Potentiostat with triangular excitement. Extracted from [53]
electrode. The reference electrode is Ag/AgCl, the counter electrode is constructed
from platinum, while microfabricated mercury makes up the working electrode. The
output is taken from the working electrode and is connected to an op-amp in current
amplifying configuration.
F 3.25: Potentiostat driven with a DA converter. Extracted from [54]
3.4 Summary
Over time, the methods used to sense real world signals have changed. Through advanc-
ing technologies and building upon the knowledge already known, sensors and their
interfacing circuits have become more sophisticated. Presently the standard method of
current amplification is the use of a potentiostat when attempting to characterize (con-
centration of CO2, glucose, etc) an electrolyte. However, the potentiostat’s setup (pe-
ripheral circuitry) has not varied much in the past decade. Many present day potentiostat-
based sensors all use the standard structure for the amplification of current. The output
of the potentiostat consists of a simple current amplifying op-amp. This in itself is an
inherently bad design for low currents. If for example, the current being sensed by
the potentiostat is in the range of 100’s pA - 1nA, then a resistor of 1GΩ would be
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required for sufficient amplification. Along with the difficulty of obtaining an accurate
1GΩ resistor, there are a number of other inherent problems that would arise. The noise
contribution by a resistor of this size is comparable to the size of the signal itself. Many
op-amps also consume high amounts of power and require external binary and other
components. These factors make the current amplifying op-amp undesirable.
Chapter 4
CMOS Current Conveyors
A Potentiostat is an electrochemical device which allows the characterization of an elec-
trolytic solution. The potentiostat’s current output is too small for direct monitoring and
hence requires signal processing in order for it to be recorded. Traditionally the working
electrode current is passed through an op-amp in current amplifier configuration. The
op-amp performs two functions.
1. To provide a virtual ground - low impedance node for the working electrode cur-
rent to be driven into, and
2. To provide amplification for the aforementioned current to be recorded.
This and subsequent chapters try to emulate this operation with current mode circuits.
While the proceeding chapter dictate the design of a current mode amplifier, this chapter
discusses the design of a current mode circuit which provides a low impedance virtual
ground node. [55]
4.1 General
The current conveyor is one of the most useful blocks in current mode design. It has
the ability to perform a number of various analog signal processing functions. The
current conveyor was first introduced in the late 60’s by Sedra and Smith. The idea
was not taken up by many engineers, who saw the op-amp as the gateway to the future
for advancements in technology and commerciality. Despite this, current conveyors
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have had a noticeable impact on analog design in the past 20 years or so. The number
of people studying and exploiting them for analog design has increased considerably.
Through novel work being done in the area of current mode techniques, the versatility
of the current conveyor as a block has only begun to be seen. ADC’s and amplifiers are
indicative examples of areas that the current conveyor has been applied to. Low noise
and higher resolution are but some of the advantages being enjoyed at the expense of
bandwidth. [56]
Current conveyors are represented as the block of figure 4.1, and their operation is
characterized by the matrix shown below:
F 4.1: Current Conveyor Block. Extracted from [57]

Iy
Vx
Iz
 =

0 0 0
1 0 0
0 ±1 0


Vy
Ix
Vz

Or more simply, the current conveyor operation is codified by equations 4.1 and 4.2:
Vx = Vy (4.1)
Iz = ±Ix (4.2)
That is, whatever voltage is applied to node Y, is buffered to node X, and whatever
current is applied to node X is mirrored to node Z. Though its operation seems trivial,
the current conveyor has a number of uses. The modes of operation that the current
conveyor can be configured to range from current amplification, voltage-to-current con-
version, current buffering, voltage amplification, current/voltage integrators and differ-
entiators, as well as other more advanced circuits. Table 4.1 codifies the configuration
of a number of different current-conveyor-based circuits.
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V-to-I Converter 0V Input Current Mirror Current Amplifier
VIN
R1
= Ix IIN ∗ R2 = Vx
Iout = VINR1 Iout = Iin Iout = R2R1 Iin
Voltage Amplifier Current Integrator Current Differentiator
Ix1 = VinR1 = Iz1
Vy1 = R2R1Vin = Vout Iout =
1
CR
∫
IINdt Iout = CR dIindt
Differential I to V Converter Differential Voltage Amplifier Voltage Integrator
Ix1 =
Vin/2
R1/2
Iout = VinR1 Vout =
R2
R1
Vin
T 4.1: Generic Current-Conveyor-based Operation [57] [58]
4.2 Transistor-level topology of CMOS Current Con-
veyors
Implementing a current conveyor at transistor level can be achieved in the simplest case
by means of a basic NMOS device as shown in figure 4.2. However, this configuration
leaves much to be desired in terms of biasing, dynamic range, impedance levels and so
on. Therefore more efficient designs needed to be conceived. [58]
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F 4.2: NMOS transistor viewed as Current Conveyor
Figure 4.3 shows an NMOS current mirror.
F 4.3: NMOS current mirror
Assuming that the transistors are matched: [59] [60]
Iout =
(
W2
L2
)(
W1
L1
) Ire f (4.3)
Simply put, if both M1 and M2 of figure 4.3 are equal in dimensions, then the output
current will be equivalent to the input. Equation 4.3 illustrates the relationship between
Iout and Ire f (or IIN), note the similarities between equation 4.3 and the current mirror in
table 4.1. Figure 4.4 illustrates the typical PMOS current mirror.
F 4.4: PMOS current mirror
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Slightly modifying figure 4.4, gives figure 4.5
F 4.5: PMOS current mirror modified
Figure 4.5 shows that any current input on node X will be mirrored by (as IS is fixed)
the M1 - M2 mirror, to node Z.
Figure 4.6 shows a modification of the current mirror previously depicted in figure 4.3.
If the voltage on node Y is changed, then the Vgs of M4 is changed. Effectively the
diode-connected current-driven M4 acts as a voltage level shifter. Assuming that the
transistors are matched in size and process, the current through M3 has changed so that
the biasing of M3 matches that of M4. Any voltage at node Y is copied to node X.
F 4.6: Voltage Follower
Combining the circuits in figures 4.5 and 4.6 allows a Class A-single rail-current con-
veyor to be realized (figure see 4.7).
In order for the current conveyor depicted in figure 4.7 to become more versatile, dual
rail operation is required. Therefore, the circuit in figure 4.7 is complemented and a
Class AB-Dual Rail-Current Conveyor is realized as shown in figure 4.8 [61].
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F 4.7: Class A-Single Rail-Current Conveyor
F 4.8: Class AB-Dual Rail-Current Conveyor . Extracted from [62] and [63]
Observe that a useful way of viewing the current-conveyor operation is that it is a block
which accepts as input, a current signal of interest and delivers that signal at a high-
impedance node.
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4.3 Voltage Swing Analysis
The circuit shown in figure 4.8 consists mainly of blocks that are cascoded (stacked)
current mirrors. Figure 4.9 shows the NMOS cascoded current mirror (full analysis can
be found in [62] [63]). The minimum voltage between the Vout node and Vss (assuming
all transistors are in the saturation region,) is given as in equation 4.4:
F 4.9: Typical Cascode Current Mirror
Vout−min = 2Vsat + Vt + Vss (4.4)
Therefore, the minimum drop across the cascode mirror will be approximately 2-3V.
Not forgetting the PMOS counterpart at the top of the circuit presented in figure 4.8,
means that the total drop is now approximately 4-6V for the mirrors alone. The cas-
coded current mirror has a higher output impedance at the expense of higher total volt-
age drops. This essentially provides a perfect node for current to be extracted from,
which is one of the fundamental attributes required by the circuit.
Using equation 4.4 with the circuit in figure 4.8 then means that there is a 2Vsat + Vt
drop across M10 and M12. This in turn means that the Vy to Vx swing is limited to
2Vsat + Vt + Vgs = 3Vsat + 2Vt ≈ 3 − 3.5V , thereby defining a requirement for the power
supply. [64]
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4.4 Current Swing Analysis
Clearly the minimum current that can be mirrored (assuming all transistors are in sat-
uration) will be limited by the noise floor. In practice however, the maximum current
however is to be limited by the current Is. Point X in figure 4.7 is redrawn in figure 4.10.
By Kirchoff’s laws (equation 4.5),
Id + Ix = Is (4.5)
Then clearly Ix ≤ Is or else current would be driven up M3.
F 4.10: Current Limiting Node
4.5 Noise Analysis [60]
In order to perform noise analysis on the Class-AB Current Conveyor (figure 4.8), it
would be simpler to analyze the circuit in figure 4.7 first. Note that while this analysis
is performed, Vdd and ground are assumed to be noiseless. The voltage noise at node Y
is given as,
Voltage noise at Y = the gate noise M3 + drain-source noise of M4 + noise from ISU .
Note that no noise from IS L is apparent as there is no impedance for the I-V transforma-
tion. The voltage noise at node Y is then expressed as equation 4.6.
V2yeq =
ids3
2
g2m3
+
ids4
2
g2m4
+
isu
2
g2m4
(4.6)
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The current noise at node Y can be simply written as the addition of the sources of
current noise; ISU and IS L, thereby,
i2yeq = i
2
su + i
2
sl (4.7)
The current noise at node X is then given by the summation of the drain-source noise
from M3 (the gm of a diode connected transistor) and the noise from Is
i2xeq = i
2
ds1
+ i2s (4.8)
Finally at node Z, the current noise is the addition of Is and the drain-source current
noise of M4 that is being driven down to node Z. Thereby,
i2zeq = i
2
ds2
+ i2s (4.9)
The equation for gm is represented as in 4.10 assuming strong inversion and saturation:
gm =
2Id
(Vgs − Vt)2 (4.10)
Therefore from equation 4.6, for small amounts of voltage noise at node Y there should
be a big W, small L and small (Vgs − Vt). From 4.7, for low current noise at node Y,
the bias current should be small. Finally, from equation 4.8 and equation 4.9, in order
to have a small amount of current noise at node X and Z, the bias current Is should be
small, while the WL ratio should be small [64]. Clearly a conflict in choosing the relative
sizes (W / L) of the transistors has occurred, however there is also another factor related
to the size of a transistor: matching. Current mode circuits depend heavily on matching
to maintain the correct DC levels and unity gain from the current mirrors. In general,
σ =
AVTO√
W ∗ L (4.11)
Where σ is the matching parameter, AVTO = 30.1 for an NMOS, and 24.3 for a PMOS.
So for good matching (thereby maintaining the circuit function), the PMOS and NMOS
transistors must be large. [65]
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4.6 Summary
This chapter culminated in the presentation of a Class AB Dual Rail Current Conveyor
illustrated in figure 4.11.
F 4.11: Class AB-Dual Rail-Current Conveyor
Its function is to provide a virtual ground (set at Y) and low impedance node to the
input current (at X), while mirroring the input current to a high impedance output node
(Z). As will become clear in the next chapter, the current conveyor will be used as the
first block (an interface) connected to the WE, as a replacement to the op-amp stated
in figure 3.13. The CMOS current conveyor presented in this chapter is based on the
quadratic law. However, the basic current conveyor topology of figure 4.11 would not
vary if Bipolar (Junction) Transistor (BJT’s) were to be used [58]. In the next chapter
the current conveyor with devices working in weak inversion will be discussed. In
other words in the next chapter, the exponential of BJT employed in a current conveyor
configuration will be replaced by the exponential of the sub-threshold MOS operation.
Chapter 5
Sinh Current Amplifier
In this chapter we first present concisely the basic regions of operation of a typical
MOS transistor with the emphasis given upon its subthreshold/weak-inversion opera-
tion. Subsequently, we present a novel CMOS current amplifier which bases it’s op-
eration upon the hyperbolic-sine law implemented by means of weakly-inverted MOS
devices. The structure and operation of the novel sinh current amplifier is explained in
full. An error analysis of the complete block is also provided.
5.1 Elementary Transistor Theory
Metal-oxide-semiconductor-field-effect-transistors are the building blocks that allow
digital and analog integrated circuits to be fabricated. MOSFET technology has al-
lowed for enhancements in the mobile phone industry, computers, general consumer
electronics, satellite communications etc. MOSFET’s can be used for ultra low power
design and efficient and fast digital circuits. This combined with the cost factor explains
why CMOS is currently the dominant technology for IC design. [66] [67] [68] [69]
The MOSFET can be described as a voltage dependent resistor. The biasing of the tran-
sistor determines the exact relationship between the potentials applied to the device and
the current through the transistor. In other words, it is the biasing which defines the
‘mode of operation’ that the transistor is in. There are three main areas of MOSFET op-
eration which are widely used, the above threshold saturation region, the triode region
and the subthreshold region. In this chapter we exploit primarily the subthreshold oper-
ation of MOS device and this is the reason why a concise review of mainly that region
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is offered here. Figure 5.1 depicts an NMOS transistor where g, b, d and s denotes the
gate, bulk, drain and source terminals of the transistors respectively. In what follows
we treat mainly NMOS devices. However the derivation of the relation to the p-type
devices is straight forward. [70] [71] [72] [73] [75].
F 5.1: NMOS Transistor
5.1.1 Id − Vds Characteristics
Figure 5.2 depicts the Id−Vds (drain current vs drain source voltage) plot across different
levels of channel inversion. Clearly the biasing of the transistor i.e. the selection of the
Vgs, Vds, (and Vbs) voltages causes the device to behave in distinct ways across a range
of current values from a few pA’s to several mA’s. The region of operation which will be
considered within this chapter is denoted the ‘weak inversion region’. It is displayed in
greater detail by figure 5.3. Observe that in the weak inversion region the drain currents
vary typically from a few tenths of 1 nA to several hundred of µA’s when Vgs < Vth
(with Vth denoting the threshold of the device).
F 5.2: Typical Ids - Vds Curves for an NMOS Transistor. Extracted from [78]
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F 5.3: Typical Ids - Vds Curves for an NMOS Transistor. Extracted from [78]
5.1.2 Saturation Region
When Vgs ≥ Vth, the transistor is modeled to a first-order by equation 5.1.
Id =
1
2
µnCox
W
L
(Vgs − Vth)2 (5.1)
Where µn, Cox and WL denote the electron mobility, the capacitance per unit area and the
aspect ratio of the device. Note the absence of Vds dependence in equation 5.1. Indeed,
when in saturation (and in strong inversion), there is nearly no variation in the Id value
for a changing Vds value. If such a dependence needs to be taken into consideration,
then the RMS of relation 5.1 needs to be multiplied by the factor (1 + λVds) with λ now
denoting the ‘channel length modulation’ factor. The intended use of the device in this
region of operation is either as a switch or to provide gain. [68] [74] [78]
5.1.3 Linear Region
The next region is the linear region also known as the triode region. In this region the
gradient of the Id−Vds curves (see figure 5.2) is to a first order constant. When Vgs > Vth
and Vds < (Vgs − Vth). Here the transistor is mathematically modeled as:
Id = µnCox
W
L
[
(Vgs − Vth)Vds −
V2ds
2
]
(5.2)
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In this region the transistor acts as a resistor whose value can be controlled by varying
the Vgs values [79]. Observe that when
V2ds
2  (Vgs−Vth)Vds, i.e. when Vds2  (Vgs−Vth),
then,
Id = µnCox
W
L
(Vgs − Vth)Vds (5.3)
with the factor µCox WL (Vgs − Vth) playing the role of a Vgs controlled resistor value.
5.1.4 Weak Inversion
The weak inversion region is characterized by the condition Vgs < Vth. It can be shown
that the drain current Id is given in this case by,
Id = Ido
W
L
e
kVgb
Vt
(
1 − e− VdsnVt
)
(5.4)
Where k Vgb is the potential on the surface of the semiconductor.
Relation 5.4 holds when Vbs = 0, also when Vds  4nVt then 5.4 reduces to:
Id = Ido
W
L
e
Vgs
nVt (5.5)
Which codifies an exponential dependence of the drain current Id upon the Vgs (< Vth)
value.
In the above relations Ido is a process dependent parameter given by,
Ido =
W
L
µ
ox
dox
(n − 1)Vt (5.6)
Where n is the subthreshold slope factor which is technology dependent and usually
takes values between 1 and 2, WL is the aspect ratio of the device, and Vt =
kT
q = 25mV
at room temperature is known as the thermal voltage. oxdox is the ratio of the permittivity
of the insulator and the insulator thickness. [78]
Figure 5.4 shows a Log Id vs Vgs plot of a MOS transistor [80]
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F 5.4: Log Id vs Vgs Curve
Observe that the current level ranges between 0.1pA and 10mA and increase with
greater width values. Figure 5.5 illustrates the relationship between d[log Id]/dVgs and
Vgs. Strictly speaking and bearing in mind figure 5.5 value for which d[log Id]/dVgs=0
denotes the weak inversion region.
F 5.5: Plot of dLogIddVgs vs Vgs
Observe that the width of the weak inversion region illustrated in figure 5.5 varies with
the aspect ratio of the device.
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5.2 Sinh Amplifier
This section details the creation of the sinh current amplifier by utilizing the weak inver-
sion exponential mathematical model of the MOS transistor. Initially an E+ and E− cell
will be combined in order to realize an I-to-sinh(V) block via a bias Io. Subsequently
a sinh(V)-to-I transformation will be detailed via bias I1. Therefore the input to output
gain will be described as the ratio of I1 to I0. Though the circuit is externally linear, it
is internally non-linear.
5.2.1 Exponential Transconductor Cells (E Cells)
Figure 5.6 illustrates a transistor configuration known as an E+ cell. The cell operation
resides in two assumptions. First, that the transistors are all of the same size and dimen-
sions and hence matched, and secondly, that they all operation in the weak inversion
region.
Applying KVL around the loop shown in figure 5.6 yields equations 5.7.
F 5.6: CMOS transistor configuration of an E+ Cell; Iout,E+ = Ibiase
(V+−V−)
2nVt
V+ + VsgM1 + VgsM2 − VsgM3 − VgsM4 − V− = 0 (5.7)
Re-arranging equation 5.5 gives:
Vgs = nVt ln
 Id
Ido WL
 (5.8)
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Substituting in equation 5.8 to 5.7 and re-arranging gives,
Iout,E+ = Ibiase
(V+−V−)
2nVt (5.9)
Observe that equation 5.9 now describes an exponential dependence of that output cur-
rent Iout,E+ of the block upon the voltage difference (V+−V−). The block shown in figure
5.6 is the weak-inversion equivalent of the BJT-based E+ cells used for the realization
of log-domain filters. [57], [82], [83]
Figure 5.7 shows an E− cell realized by means of MOS transistors.
F 5.7: CMOS transistor configuration of an E− Cell; Iout,E− = Ibiase
−(V+−V−)
2nVt
Following an analysis procedure similar to the one described above it can be shown that,
Iout,E− = Ibiase
−(V+−V−)
2nVt (5.10)
The topology of figure 5.7 is the weak-inversion equivalent of the BJT-based E-cell also
used for the realisation of log-domain filters. [57], [81], [82], [83]
A common feature of both the E+ and the E− cells is that they can be viewed as
exponential-voltage-to-current blocks. In other words the E Cells are non-linear time-
invariant blocks. The main operational difference between the two is that the E+ cell
pushes current to a node whereas the E− cell draws current from a node. The proper-
ties of BJT-based E Cells including their inaccuracies have been studied by many ([57],
[84], [85]), always in the context of log domain processing. It is not an understatement
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to stress that E cells allow for elegant log-domain topologies as verified by the plethora
of simulated and measured log-domain circuit. In what follows we present certain E
cell-based blocks which when combined appropriately can give rise to the novel Sinh
Current Amplifier.
5.2.2 I-to-Sinh(V) Block
By combining one E+ cell and one E− cell as shown in figure 5.6 and 5.7 and by driving
an input current Iin into the low impedance node Vx (figure 5.8), holds:
F 5.8: I-to-sinh(V) block response
Iin + Iout,E+ = Iout,E− (5.11)
Which when considering 5.9 and 5.10 for the Iout,E± expression leads to equation 5.12
Iin =
Io
2
[
e
−Vx
2nVt − e Vx2nVt
]
(5.12)
Since the V+ terminals (see figure 5.6 and 5.7) of both E cells are grounded. From 5.12
it is straight forward to deduce that:
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Iin = Io sinh
(
Vx
2nVt
)
(5.13)
The sinh relationship of Vx to Iin in equation 5.13 is displayed by figure 5.9.
F 5.9: I-to-sinh(V) block response
Equation 5.13 maybe re-arranged as,
Vx = 2nVt sinh−1
(
Iin
Io
)
(5.14)
The inverse sinh relationship of Iin to Vx in equation 5.14 is displayed by figure 5.10.
In other words, the block of figure 5.8 can be seen as a converter of an input current Iin
to a voltage Vx which has a sinh−1 dependence upon the current Iin.
5.2.3 Sinh(V)-to-I Block
By combining a pair of E cells as shown in figure 5.11 and by driving the combination
with the voltage Vx it is clear that,
IoutE+ =
I1
2
e
Vx
2nVt (5.15)
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F 5.10: Sinh(V)-to-I Block response
IoutE− =
I1
2
e
−Vx
2nVt (5.16)
The above relations allow for the difference current IoutE− − IoutE+ to be expressed as
equation 5.17.
IoutE− − IoutE+ = I1 sinh
(
Vx
2nVt
)
(5.17)
F 5.11: Sinh(V)-to-I Block
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5.3 The Proposed Sinh Current Amplifier
Bearing in mind relations 5.14 and combining it with 5.17 provides:
Iout− − Iout+ = I1 sinh
2nVt sinh−1( IinIo )2nVt
 (5.18)
this in turn yields:
Iout− − Iout+ = Iin
(
I1
I0
)
(5.19)
In other words by combining an I-to-sinh(V) block (characterized by 5.14) with a
sinh(V)-to-I block (characterized by 5.17) a linear current gain can be achieved be-
tween the differential output current (Iout− − Iout+) and Iin so long as I1I0 > 1. It is exactly
this observation which allows for the proposition of the novel Sinh Current Amplifier
shown in figure 5.12 whose basic operation can be explained as follows:
• an input current Iin is converted according to 5.14 to an auxiliary voltage Vx
• the same voltage Vx is converted to two currents Iout+ and Iout− according to 5.15
and 5.16.
• the lower and upper current mirrors ensure the creation of the output current Iout =
Iout− − Iout+ at a high impedance node according to equation 5.17
• the output current Iout is an I1/I0 times amplified replica of the input current Iin
thanks to 5.19.
At this point it would be useful to stress that the aforementioned amplification mecha-
nism relies on two basic assumptions: a) that all devices operate in their weak-inversion
regime and b) that all devices within an E cell are matched. The fact that, for given
transistor sizes there will be an upper current limit as far as conformity with the weak-
inversion exponential law is concerned, suggests that the gain factor (which is the ratio
of two weak-inversion currents) will exhibit in practice an upper limit.
In addition to the above two basic operation assumptions, another two need to be
stressed. More specifically: the desired operation of the circuit relies upon the matching
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F 5.12: Sinh Class AB Current Amplifier topology
of the DC current biasing sources within the I-to-sinh(V) and sinh(V)-to-I blocks and
the matching of the devices comprising the amplifier’s current mirrors. In what follows
we perform error analysis in an effort to assess the impact of such error sources on the
amplifiers anticipated operation.
5.3.1 Impact of an offset voltage at the Vx node
Measurements of fabricated Sinh Current Amplifier chips (shown in the next chapter)
have shown that the output amplifier current is sensitive to the presence of an offset
voltage at the Vx node. It is for this reason that in this section we analyze the effect
that an offset voltage Vo f f developed at node Vx has on the output current of the current
amplifier. In general, device mismatches and/or offsets already associated with other
blocks could give rise to Vo f f . Recalling the ideal Vx value provided by equation 5.14,
it is clear that when the presence of Vo f f leads to a real Vx value,
Vx,real = Vx,ideal + Vo f f (5.20)
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Vx,real = 2nVt sinh−1
(
Iin
Io
)
+ Vo f f (5.21)
then the output sinh(v)-to-I block of the amplifier would produce the following output
current (see figure 5.12):
Iout = I1 sinh
2nVt sinh−1
(
Iin
I0
)
+ Vo f f
2nVt
 (5.22)
Re-arranging leads to 5.23,
Iout = I1 sinh
[
sinh−1
(
Iin
I0
)
+
Vo f f
2nVt
]
(5.23)
Applying hyperbolic expansion leads to:
Iout = I1
[
Iin
I0
cosh
(
Vo f f
2nVt
)
+ cosh
(
sinh−1
Iin
I0
)
sinh
(
Vo f f
2nVt
)]
(5.24)
Allowing
G1 = cosh
(
Vo f f
2nVt
)
(5.25)
and
G2 = sinh
(
Vo f f
2nVt
)
(5.26)
Substituting 5.25 and 5.26 into 5.24 leads to equation 5.27,
Iout = G1
I1
I2
IIN +G2I1 cosh
(
sinh−1
Iin
I0
)
(5.27)
Considering that in general sinh−1(x) = ln(x +
√
x2 + 1), then 5.27 is transformed to
5.28
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Iout = G1
I1
I0
IIN +G2I1 cosh
ln
 IinI0 +
√(
Iin
I0
)2
+ 1

 (5.28)
Applying the cosh transformation,
Iout = G1
I1
I0
IIN +G2I1
e
ln
 IinIo1 +
√(
Iin
Io1
)2
+1

+ e
− ln
 IinIo1 +
√(
Iin
Io1
)2
+1

2
 (5.29)
This can be re-written as:
Iout = G1
I1
I0
IIN +G2I1
1
2
 IinIo1 +
√(
Iin
Io1
)2
+ 1 +
1
Iin
Io1
+
√(
Iin
Io1
)2
+ 1
 (5.30)
Realising that in general x +
√
x2 + 1 + 1
x+
√
x2+1
= x +
√
x2 + 1 + x−
√
x2+1
−1 = 2
√
x2 + 1,
allows equation 5.30 to be reduced to 5.31
Iout = G1
I1
I0
IIN +G2I1

√(
Iin
I0
)2
+ 1
 (5.31)
or equivalently:
Iout = G1
I1
I0
IIN +G2

√(
Iin
I0
I1
)2
+ I21
 (5.32)
Since I1I0 IIN = Iout−ideal, recall 5.19 then 5.32 can be expressed as,
Iout = G1Iout−ideal +G2
√(
I2out−ideal + I
2
1
)
(5.33)
Recalling 5.25 and 5.26
Iout = cosh
(
Vo f f
2nVt
)
Ioutideal + sinh
(
Vo f f
2nVt
) √
I2out,ideal + I
2
1 (5.34)
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Iout = cosh
(
Vo f f
2nVt
)
Ioutideal +
1 + tanh
(
Vo f f
2nVt
) √I2out,ideal + I21
Iout,ideal
 (5.35)
From 5.35 it is clear that when Ioutideal is set to a high value M such that M  I1, then
lim
Iout−ideal→M
Iout = M cosh
(
Vo f f
2nVt
) [
1 + tanh
(
Vo f f
2nVt
)]
(5.36)
The above relations reveal that:
a) When Vo f f = 0, the cosh
(Vo f f
2nVt
)
= 1 and tanh
(Vo f f
2nVt
)
= 0 leading to Iout = Iout−ideal as
expected
b) When Vo f f , 0 and large current gains are targeted then the ideally expected output
current Iout−ideal will be scaled by the factor of:
Gain = cosh
(
Vo f f
2nVt
) [
1 + tanh
(
Vo f f
2nVt
)]
(5.37)
Figure 5.13 illustrates the dependence of this term upon x = Vo f f2nVt
F 5.13: Plotting of the terms cosh(x), 1 + tanh(x) and, cosh(x)[1 + tanh(x)] of
equation 5.37
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Figure 5.14 illustrates the dependence of Iout−real upon Vo f f when Iout−ideal is set to
1000nA’s.
F 5.14: Iout−real vs Vo f f set when Iout−ideal = 1000( I1)
Figure 5.15 represents equation 5.34 and plots Iout−real as a function of Iout−ideal = 0 −
250nA’s and I1=50, 100 and 200nA’s while Vo f f takes values of -20mV, 0mV, +20mV.
F 5.15: Iout−real vs Iout−ideal when I1=50, 100, 200nA’s and Vo f f=-20, 0 +20mV
From the above analysis it should be clear that the optimal operation of the current
amplifier will be ensured when Vo f f ≈ 0. It is important to note that though the presence
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of Vo f f does alter the achieved value of the gain it does not seem to lead to any form of
distortion at the output despite the use of highly non-linear circuit blocks.
5.4 Error analysis of the Sinh Current Amplifier
In this section we provide a full error analysis of the proposed novel amplifier. In
particular we will consider the impact of:
a) DC biasing current errors (affecting the operation of E+, E− and Sinh blocks)
b) Current mirror errors (affecting the mirroring operations needed for the creation of
Iout−total of the amplifier)
Let us assume that an E+ cell is characterized by a DC current Io1±δ12 with δ1 denoting
the ‘error current’ associated with nominal current Io1 due to design and/or fabrication
errors. An analysis similar to the one presented before yields for an E+ cell (see figure
5.16) when the p and n devices are assumed matched and of the same aspect ratio:
F 5.16: E+ error cell
Utilising equation 5.7 and 5.8, the circuit depicts figure 5.16 may be expressed as,
V+ + 2nVt ln
 Io1±δ12Ido WL
 = 2nVt ln  IoutE+Ido WL
 + V− (5.38)
Reducing equation 5.38 leads to;
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V+ − V− = 2nVt ln
 IoutE+Io1±δ1
2
 (5.39)
with `Iout,E+ now doubling the modified output current of the E+ cell due to the error δ1.
Re-arranging 5.39 for Iout,E+:
`Iout,E+ =
(Io1 ± δ1)
2
e
V+−V−
2nVt (5.40)
Similarly for the output current `Iout,E− of the typical E− cell shown in figure 5.17 it will
hold when an error current δ2 is associated with it:
F 5.17: E− error cell
`Iout,E− =
(Io1 ± δ2)
2
e
V−−V+
2nVt (5.41)
Recalling the structure of the compressive sinh−1 stage of the amplifier - shown in figure
5.11 - and bearing in mind that the auxiliary voltage Vx will be generated by combining
two output currents `Iout,E+ and, `Iout,E− it can be shown that:
I`in =
(Io1 ± δ2)
2
e
V−−V+
2nVt − (Io1 ± δ1)
2
e
V+−V−
2nVt (5.42)
Under the practically reasonable assumption that:
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± δ1 = ±δ2 (5.43)
Equation 5.42 yields:
Iin = (Io1 ± δ1) sinh
(
V+ − V−
2nVt
)
(5.44)
The relation in 5.44 can now codify the impact of the error δ1 at node Vx of the current
amplifier; when V+ is grounded (see figure 5.12) then gives:
V− = V`x = 2nVt sinh−1
[
Iin
Io1 ± δ1
]
(5.45)
Proceeding with our error analysis we observe that the error including V`x will not be
expanded by the two E cells of the expansive Sinh part of the amplifier. Clearly each one
of the two cells of this part will in general be associated with an error current. Assuming
that δ3 and δ4 are the error currents associated with the E+ and E− cells of the expansive
amplifier part respectively, it holds:
``Iout,E+ =
Io2 ± δ3
2
e
[
+
V`x
2nVt
]
(5.46)
``Iout,E− =
Io2 ± δ4
2
e
[
− V`x2nVt
]
(5.47)
which leads to:
`Iout,tot =
Io2 ± δ4
2
e
[
− V`x2nVt
]
− Io2 ± δ3
2
e
[
+
V`x
2nVt
]
(5.48)
Relation 5.48 does not take into consideration any errors indicated by the output stage
current mirrors, however the current components ``Iout,E+ and ``Iout,E− will create the total
output current of the current amplifier after they have been mirrored by the upper and
lower current mirrors with errors λ3 and λ4 respectively. Hence in general it will hold:
`Iout,tot = λ4
Io2 ± δ4
2
e
[
− V`x2nVt
]
− λ3 Io2 ± δ32 e
[
+
V`x
2nVt
]
(5.49)
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Under the reasonable assumption that,
± δ4 = ±δ3 (5.50)
and
λ4 = λ3 = λ (5.51)
relation 5.49 yields:
`Iout,tot = λ
Io2 ± δ3
2
sinh
(
V`x
2nVt
)
(5.52)
Bearing in mind 5.45, and 5.52 gives:
`Iout,tot = λ
Io2 ± δ3
Io1 ± δ1 Iin (5.53)
Which can be expressed in an equivalent manner as:
`Iout,tot = λ
1 ± 3
1 ± 1GiIin (5.54)
Where:
• λ denotes the error of the output stage current mirrors,
• 3 denotes the % error in the generation of the DC biasing current of value Io2 (i.e.
the current controlling the expansive sinh operation),
• 1 denotes the % error in the generation of the DC biasing current of value Io1 (i.e.
the current controlling the compressive sinh−1) operation), and
• Gi = Io2Io1 = the ideal current gain.
Equation 5.54 provides a number of real errors associated with the Sinh Class AB Cur-
rent Amplifier depicted in figure 5.12. 1 denotes the error of δ1Io1 , and 3 being
δ3
Io2
. λ
represents the output current mirror of the current amplifier. Each of these errors causes
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1 3 λ Percentage error of Iout
10% 0% 1 9%
0% 10% 1 10%
1% 0% 1 1%
0% 1% 1 1%
0% 0% 0.99 1%
1% 1% 0.99 3%
T 5.1: Dependence of % error of Iout,ideal upon 1, 3 and λ
a deviation from the ideal desired output of the amplifier. Table 5.4 shows the percent-
age error of Iout at the output of the Sinh amplifier, when 1, 3 and λ has an error.
5.5 Conclusion
The Sinh Current Amplifier (illustrated in figure 5.18) is a novel circuit currently under
patent.
F 5.18: Sinh Class AB Current Amplifier topology
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It utilizes MOS transistors in their weak inversion region exploiting their exponential
relationship between the drain current and the gate source voltage. By doing this, an
input current may be converted to a Sinh voltage (I to sinh(V)) via a bias current I0.
With a small modification to the circuit, the reverse may be performed and a voltage to
inverse Sinh current may be achieved (V to Sinh−1(I)) via bias current I1. In doing so a
‘current to Sinh voltage to current’ (I to sinh(V) to I) conversion is performed, thereby
making the circuit Externally Linear, but Internally Nonlinear (ELIN). The ideal gain
of the circuit is given by the ratio of I1 to I0. A current mode current amplifier has been
designed.
Chapter 6
Sinh Current Amplifier Results
Combining the Current Conveyor and the Sinh Current Amplifier creates a current-
mode sensor interface circuit that can perform the same function as that of the op-amp
based current amplifier on the right hand side of figure 3.13 (simplified in figure 6.1).
Figure 6.2 shows the proposed circuit to replace the circuit in figure 6.1.
F 6.1: Traditional three electrode potentiostat theoretical measurement. Extracted
from [38]
F 6.2: Proposed three electrode potentiostat theoretical measurement
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The Current Amplifier in figure 6.1 performs two functions, firstly it provides a virtual
ground node for the current to flow into. Secondly the op-amp is required to provide suf-
ficient gain. The disadvantage of the op-amp is that the input node is directly connected
to a large resistor. Resistors are inherently noisy devices, this causes large amounts
of noise to be placed on the input signal. Op-amps also require a number of passive
components making them bulky. These undesirable attributes can be overcome by the
proposed current mode design figure 6.3. As explained in chapter 5 a virtual ground is
provided when node Y is connected to ground, and may provide gain of 1000x (tested).
F 6.3: Current Mode Sensor Interface Circuit
This chapter provides simulated and measured results of the proposed sensor-interfacing
topology. The topology shown in figure 6.3 has been fabricated in two commercially
available CMOS technology, the AMS 0.8µm and the AMS 0.35µm. In what follows
we provide simulated and measured results from both technologies.
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6.1 AMS 0.8µm Results
6.1.1 Simulation Results
Figure 6.4 illustrates typical small-signal AC responses for current gains of 20, 40 and
60 dB’s.
F 6.4: Typical Frequency responses of the topology of figure 6.3 gains of (a) 20,
(b) 40 and (c) 60dB’s
Observe that the -3dB bandwidth ranges from 1.15kHz (20dB gain) to 1.05kHz (60dB
gain). The 20, 40 and 60dBs gain factor were achieved with the I02 current value set to
1nA, whereas the I12 current value is set to 12n, 140n and 2050nA respectively. Figure
6.5 illustrates typical transient responses for an input frequency of 100Hz and the gain
set to x10, x100 and x1000.
Figure 6.6 illustrates the dependence of the output current THD levels as a function
of the amplitude of the input current signal when the input current frequency is set to
100Hz.
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F 6.5: Typical Transient Waveforms of the topology of figure 6.3 for gains of (a)
x10, (b) x100 and (c) x1000 and the (d) input current
Figure 6.7 illustrates the dependence (and deviation from ideality) of the output current
Iout when the amplitude of the input current Iin varies for gains set to x10, x100 and
x1000.
Observe that for input currents higher than 3nA deviations from ideality occur. This
should be attributed to derivations of the devices from the exponential conformity of
the weak inversion region with some of the devices entering the triode region for high
input current and gain values. Table 6.1 summarizes the simulated results corresponding
to the 0.8µm CMOS Sinh Amplifier, whereas table 6.2 codifies sizes of all the devices
shown in figure 6.8
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F 6.6: Output THD
F 6.7: Current Input vs Current Output
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M55/56/65/66 200µm / 10µm
M57/58 70µm / 10µm
M67/68/83/84 35µm / 190µm
M67/68/83/84 35µm / 190µm
M69/70 385µm / 10µm
M71/72 100µm / 20µm
M85/86 105µm / 10µm
M99/100 35µm / 10µm
all other NMOS 35µm / 10µm
all other PMOS 100µm / 10µm
T 6.2: Transistor sizes of Sinh Current Amplifer depicted in figure 6.8
6.1.2 Measured Results
Figure 6.9 illustrates the AMS 0.8µmmask layout of the sinh amplifier shown in Figure
6.8 whereas Figure 6.10 illustrates the 0.8µm chip microphotograph.
F 6.9: AMS 0.8µm mask layout of the Sinh Amplifier
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F 6.10: 0.8µm chip microphotograph
Figure 6.11 depicts the laboratory setup for testing the Sinh current amplifier. Keithleys
provide accurate current bias’s, while dual voltameters allow the positive, negative and
ground supply rails.
F 6.11: Test and measurement setup
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Figure 6.12 illustrates the basic experimental setup for testing the Sinh current amplifier.
F 6.12: Laboratory setup for the Sinh Current Amplifier
Details of the set gain G and RL are provided in the legend of figures 6.13, 6.14 and 6.15
Figure 6.13, 6.14 and 6.15 illustrates the measured AC responses from 5 separate chips
(Chip 10, 11, 13, 18 and 19) for gains of x10, x100 and x1000 respectively when the in-
put amplitude varies. Figure 6.16, 6.17 and 6.18 represent the dB gain vs Log frequency
of the graphs in figures 6.13, 6.14 and 6.15 respectively.
Referring to figure 6.13, observe that for input currents below 7nA’s we achieve accurate
x10 amplification. In these cases the 3dB bandwidth was measured to be ≈160Hz. For
input currents higher than 6nA the circuit exhibits deviations from the ideally achievable
gain due to the fact that not all devices operate in weak-inversion.
Figure 6.14 and 6.15 corresponds to x100 and x1000 gains respectively when the input
amplitude varies. Deviations now occur from the 3nA input current onwards. For each
of the x10, x100 and x1000 measured results Io2 was set to 1nA, whereas
I1
2 was set to
11nA, 135nA and 2200nA respectively.
Figure 6.16, 6.17 and 6.18 illustrates the dB responses corresponding to the gain factors
of the x10, x100 and x1000 respectively.
Consider the result when the input current IIN is set to 1nA for chips 10-19 of the Sinh
Current Amplifier, with the amplification set to x10 (illustrated in figure 6.13). The
overlapping lines show small chip-to-chip variations which suggest the viability of the
Sinh Current Amplifier as far as manufacturing is concerned.
(Note also that the chip numbers tested for the Sinh Current Amplifier are from 10 to 19,
this is due to the fact that the chips 1-9 have been used and tested for the radio blocks
presented in the next section.)
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Figure 6.19 illustrates a typical transient response for the x1000 gain case when Iin =
2nA and the input tone has a frequency of 80Hz. Observe that the second harmonic
situated at 160Hz lies 40dB below the 80Hz fundamental corresponding to 1% HD2.
For screened measurements this difference becomes even smaller since the impact of
50Hz noise is displayed.
F 6.19: Iin = 2nA at 80 Hz at 1000x gain
6.2 AMS 0.35µm Results
The proposed combination of the current conveyor and sinh amplifier shown in figure
6.3 was also fabricated in the AMS 0.35µm process. Given that the 0.8µm simulation
results presented in the previous section are representative and confirm the validity of
the proposed amplification scheme, in this section we proceed by presenting measured
results from the 0.35µm. Figure 6.20 shows the mask layout of the 0.35µm design
whereas figure 6.21 illustrates a microphotograph of the chip. Figure 6.22 illustrates
the total schematic layout of the AMS 0.35µm Sinh Current Amplifier while table 6.3
lists the device sizes.
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F 6.20: AMS 0.35µm mask layout of the Sinh Amplifier
F 6.21: 0.35µm chip microphotograph
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M69/70/77/78 315µm / 10µm
M73/74/81/82/86/87 350µm / 10µm
M100/101/124/125 140µm / 10µm
M96/97 350µm / 10µm
M104/105 245µm / 10µm
M120/121 210µm / 10µm
all other NMOS 35µm / 10µm
all other PMOS 70µm / 10µm
T 6.3: Transistor sizes of Sinh Current Amplifer depicted in figure 6.22
Figure 6.23 illustrates typical 0.35µm measured results when the current gain is set to
x100 ( I02 = 1n and
I1
2 = 140n) and the input current amplitude takes the values of 10,
15 and 20nA. Measured results from five chips (chip 2, chip 3, chip 4, chip 5 and chip
6) are provided. As shown in figure 6.24 the roll-off for the 0.35µm designs starts at
200Hz with the -3dB point reached at 400Hz.
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Figure 6.25 illustrates a typical transient response for the x100 gain case when the single
tone input current amplitude is set to 10nA at 80Hz. Observe that the 160Hz second
harmonic is 28dBs below the 80Hz fundamental.
F 6.25: Transient and frequency spectrum measured results for a gain of x100
when the single tone input current amplitude is set to 10nA at 80Hz
Figure 6.26 depicts the input - output response of the 100x gain of the 0.35µm Sinh
Amplifier. Linear and accurate gain is held between 0 - 20nA.
6.3 Conclusion
6.3.1 General
A novel current mode sensor interface circuit has been designed. The results were
confirmed by simulations and practically in a lab. Gain of 1000x was achieved and
recorded while maintaining linearity. The specifications are shown in table 6.4.
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F 6.26: Iin vs Iout for 100x Gain
Gain x10 x100 x1000 x100
Process 0.8µm AMS 0.35µm AMS
Power Supply ±4V ±4V ±4V ±4V
Power Consumption 0.88µW 4µW 44µW 95µW
Size 1300µ x 1200µm 1500µ x 900µm
3dB Point 160Hz 400Hz
Input referred noise
integrated over a 2pA 2pA
bandwidth of 1KHz
Current Range value for
which deviations from 100p-6n 100p-2.5n 100p-2.5n 3n-16n
nominal gain are below 1%
T 6.4: Measured Sinh Current Amplifier results
The Sinh current amplifier is presently under patent. Its design provides an alternative to
the (currently used) op-amp configuration, thereby providing lower noise to the signal
path. The size of the circuit is small enough to allow other circuits to be placed on the
same die thereby creating a laboratory on a single chip, while the chip-to-chip variation
is small.
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6.3.2 Measured results from a practical sensor
The Sinh amplifier was tested as an interface to a practical sensor. A three electrode
electrochemical sensor was used, consisting of an Ag/AgCl electrode as a reference
electrode, a platinum wire as the counter electrode and a 125µm wide platinum disk
working electrode. The WE was prepared for the experiment by being polished (5 min
in 0.5µm Al2O3, and 10 min in 0.05µm Al2O3). The measurement was set up so that a
cyclic voltammetry input signal was fed into a 0.2mM solutions of Ferrocene in aqueous
buffer with 0.15M NaCl as the supporting electrolyte. A periodic triangular waveform
that oscillated between 0 and -0.7V with a scan-rate of 50mV/sec was applied as the
excitation potential the solution. The virtual ground node was applied to the WE via the
current conveyor of the Sinh Current Amplifier, while the output current of the WE was
recorded by both the Keithley and and the Lecroy Oscilloscope. The practical setup is
illustrated in figure 6.27.
The results recorded through the prototype Sinh Amplifier chip were plotted on the
oscilloscope whereas the results recorded through the Keithley were plotted in Matlab
(see figure 6.28)
Referring to figure 6.28, observe that the half period on the oscilloscope corresponds to
8sec. The current amplitude recorded from Keithley and Matlab varies between 5.5nA
and -6nA, while in the Sinh Current Amplifier case (gain set to x100) the output voltage
was recorded varying from 55mV to -70mV, which means that the sensor current was
recorded as varying from 5.5nA to -7nA.
Figure 6.29 illustrates the results from figure 6.28 as a hysteresis curve. The red curve
represents the result from the ‘traditional’ method of measurement, and the blue curve,
represents the Sinh Current Amplifier’s results.
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F 6.27: Practical sensor interfacing setup (Equipment used: Keithley 6220 Preci-
sion Current Source and 6221 DC and AC Current Source, TTi Thurlby Thandy Instru-
ments PL320QMT, Lecroy Wavesurfer 434 350MHz Oscilloscope, Lecroy Wavepro
7300A 3GHz Oscilloscope)
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F 6.28: Results from the 0.2mM solution. a) recorded current from Matlab
through Kiethley, and b) recorded current from the Oscilloscope through the Sinh Cur-
rent Amplifier prototype chip
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F 6.29: Hysteresis curve of the results from a 0.2mM solution under a cyclic
voltammetry input
Chapter 7
Summary and Discussion of the Sinh
Current Amplifier Approach
The demand for an on-line, in-situ, real-time physiochemical monitoring system in or-
der to characterize the behavior of a growing cell-culture has increased in recent years.
By recording temporally evolving spatial variations of culture parameter values (e.g.
dissolved oxygen, glucose, pH, ammonia, etc), a profile of the culture behavior can be
created.
The most common method of current amplification for biological cell cultures takes the
form of an op-amp configured as a current amplifier. Figure 7.1 illustrated the typical
way of interfacing with chemical electrodes placed within a cell culture.
F 7.1: Typical op-amp-based interfacing with three-electrode sensors
Referring to figure 7.1: the reference (R) electrode ensures the potential drop across
the working (W) electrode remains of appropriate value and constant. The counter (C)
electrode provides current. The output current flows through the working electrode
which is held at virtual-ground for current to be driven into. Op-amp-2 provides sensed
current-to-voltage conversion. Note that the sensor current flows through the resistor
R f , a noisy component.
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Contrary to the above typical measured setup out Sinh Amplifier-based interfacing can
take the form illustrated in figure 7.2
F 7.2: The Sinh current-amplifier based interfacing (compare with figure 7.1)
A Current Conveyor block is configured as current follower (CF) providing a low-
impedance, virtual-ground node for the sensor current to be driven into. Subsequently
our novel Sinh amplifier circuit is used to provide 60dBs (1000x) gain. This level of
gain has been confirmed both by simulations and measurements.
The Sinh Current Amplifier has been designed, analyzed, simulated, fabricated and
tested. It consists of two parts: initially the input current is transformed (via a bias cur-
rent I0) from Iin to a voltage Vx ≈ sinh−1 IinI0 . Subsequently the second part performs a
voltage-Vx-to-a-current (via a current bias I1) expansion of the form: Iout = I1 sinh(Vx).
This compression and expansion method results in an input-to-output current gain of I1I0 .
The sinh current amplifier circuit is an externally linear internally-non-linear (ELIN)
weak inversion, low power, high gain, current amplifier circuit. The circuit was ana-
lyzed, verified and simulated in the Cadence IC Design Framework with the commer-
cially available AMS 0.8µm and 0.35µm CMOS processes. Subsequently the design
was laid out (consuming an area of 1300µm x 1200µ) and fabricated providing practi-
cal measured results which have confirmed the function of the proposed Sinh Current
Amplifier.
Table 7.1 summarizes the measured performance of the 0.8µm and 0.35µm designs.
From table 7.1, it is clear that the 0.35µm process offers better results in terms of 3dB
bandwidth, while the 0.8µm offers lower power consumption.
The Sinh Current Amplifier has the potential to replace op-amp-based current amplifi-
cation solutions. The Sinh Current Amplifier is characterized by reduced power supply
levels, generally lower power consumption and the fact that it can operate open-loop
and provide current amplification in a resistorless manner. Together with a short-range
radio it could provide lab-on-chip monitoring solutions. Furthermore its translates to a
bipolar design with the potential of higher speed operation is diverse.
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Gain x10 x100 x1000 x100
Process 0.8µm AMS 0.35µm AMS
Power Supply ±4V ±4V ±4V ±4V
Power Consumption 0.88µW 4µW 44µW 95µW
Size 1300µ x 1200µm 1500µ x 900µm
3dB Point 160Hz 400Hz
Input referred noise
integrated over a 2pA 2pA
bandwidth of 1KHz
Current Range value for
which deviations from 100p-6n 100p-2.5n 100p-2.5n 3n-16n
nominal gain are below 1%
T 7.1: Sinh Current Amplifier Specifications
It should be stressed that though the Sinh Current Amplifier operates off ±4V, it is
possible to reduce the power supply while maintaining the 60dB of current gain. This
would be achieved by cascading three amplifiers side by side with a gain of 10 each.
In this case the trade-off will be reducing the power supply by increasing the size. By
cascading the amplifiers, the power supply can be reduced by 40%.
Part III
Wireless Unit
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Chapter 8
Introduction to Wireless Sensors
The novel current-mode-sinh-amplifier designed in the previous section is to be used in
an incubator as shown in figure 8.1. The incubator is required to control the environ-
ment of the chemical reaction taking place. This control thereby allows engineers to
completely monitor which external stimuli causes the cell culture to react down which
path. By controlling the reaction and monitoring what the cell culture becomes a greater
understanding may be achieved.
F 8.1: Incubator
Clearly the cell cultures must be completely isolated from any external elemental effects
that are undesirable. With that in mind the incubator must be completely sealed for the
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duration of the experiment in order to maintain a constant environment for the reaction
in which to take place. The call for a wireless device arises.
The use of biosensors along side wireless devices is not a novel idea, however the
method in which they are implemented is different in most cases. The desirability for
low power in all cases defines certain design criteria, for example, in most cases it is the
driving of the antenna that drains most battery power in transmitters. Therefore if only
a short range transmission is needed then the power required is lower than if a higher
range is wanted. Encoding is also another factor, many transmitter systems include
encoding techniques to protect the data signal from being intercepted by ‘hijackers’.
However if the data signal is transmitter over a short range then, the ‘hijackers’ would
be in immediate proximity to the wireless unit. These and other factors are present when
designing wireless devices.
This chapter begins by introducing a literature review. Wireless standards are presented,
from the commercial Bluetooth and Zigbee IEEE 802.15 ‘wireless personal area net-
works’, to short range inductive link telemetry. Subsequently wireless sensors are re-
ported.
8.1 Literature Review
One could identify three main routes for designing wireless units for the aforementioned
application. The first is the mainstream route of using a commercially available wireless
boards based around Bluetooth or Zigbee standards. The second relates to the sub-cm
range design of Inductive Links. A third alternative would be an application specific
design.
8.1.1 Bluetooth - Zigbee
Bluetooth’s frequency ranges from 2.4GHz - 2.48GHz within the Industrial-Scientific-
Medical (ISM) band. Due to the vast number of devices using this frequency range,
Bluetooth employs frequency hopping techniques. This technique allows a number
of devices to operate within the 2.4GHz ISM band without interference or cross talk.
Frequency hopping techniques divide the frequency band into several hop channels.
The channel is divided into a consecutive number of slots (625µs wide), and a different
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slot is used for each hop channel resulting in 1600hops per second. Frequency Hopping
dictates that the operating frequency of a device changes 1600 times a second. Therefore
in the unlikely occurrence of two Bluetooth devices operating at the same frequency,
that would only take place for 1600th of a second. Figure 8.2 illustrates an indicative
two channel frequency hopping case. [86] [87]
F 8.2: Indicative Two Channel Frequency Hopping case. Extracted from [86]
Considering the example of a cordless phone and its base station, the base station is
known as the master, and the handset is known as the slave. Data needs to travel both
ways, the master and slave cannot both transmit and receive data at the same time since
that would lead to a clash. Due to this the master and slave take turns to transmit packets
of data. When a master and slave ‘talk’, it is said to have formed a piconet. The hop
sequence is said to be decided by the identity of the piconet master, as well as the phase
of its clock. Each packet of data transmitted is preceded by an access code. This means
that a device does not need to worry about processing a signal that has nothing to do
with itself. The access code tends to be 72bits, followed by a 54bit header (which has
the address of the slave as well as what type of data the payload is carrying), and then the
payload that may vary from 0-2745bits. Bluetooth uses frequency shift keying (FSK)
to transmit its data. [88] [89]
Figure 8.3 illustrates the commercially available Bluetooth Sensor Development Kit
advertised by [90]. The Kit operates via two separate systems. The Transducer Interface
Module (TIM) integrates the users’ sensor with its’ inbuilt Analog to Digital Converter
and processes the signal for Bluetooth (IEEE 1451 compliant) transmission. This data
are received by the Network Capable Application Processor (NCAP) unit which maybe
up to 30 meters away. The NCAP then allows the data from the sensor to be processed
by the PC and recorded.
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F 8.3: Bluetooth Sensor Development Kit. Extracted from [90]
ZigBee is similar to Bluetooth as far as transmission of data is concerned. The main
difference is much lower bit rate. Whereas Bluetooth is known to transmit 750kbps,
ZigBee transmits between 20 - 250kbps. This means that the engineer can trade off
bandwidth for power. Both Zigbee and Bluetooth use similar circuit architectures for
transmission, and both transmit and receive using analog radio sections, and then do the
signal processing in the digital domain. [91]
8.1.2 Inductive Link Telemetry
For implantable devices, one of the major considerations is power consumption. Certain
types of batteries cannot be used to power implantable devices as they would not be
able to sustain the circuit for a sufficient amount of time. Therefore ideally any device
within the body needs to be either wirelessly powered or have extremely low power
dissipation so that the (rechargeable) battery last for years. The key device for wireless
power transfer is the inductor. When two coils are brought into close proximity they
become mutually magnetically coupled. Should two coils (A and B) be placed in close
proximity to one another, and an AC current flows through A, for example then due to
the current in A, a changing magnetic field is created which due to proximity changes
the magnetic flux through coil B and induces a current to it. Hence it is Faraday’s Law
which allows the wireless powering of an implanted circuit from an externally driven
coil. Conversely the induction of voltage can be used to transmit the data from the
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sensor back out to the external device. When the same antenna is used, space can be
saved on the chip [93]. Figure 8.4 depicts the intuitive circuit model of an inductively
coupled transmitter receiver system. Values of the inductor and capacitor are chosen to
provide the desired frequency of operation. Lt is assumed to be an ideal inductor while
Rt is a summation of the losses encompassed within the transmitter circuit. Conversely
Rr is a representation of the losses within the receiver. The transmitter circuit is excited
by a Vt voltage source, while the voltage across Cr is denoted as Vr.
F 8.4: Circuit Representation of an Inductive Link. Extracted from [93]
In this example, power is transmitted for wireless neural stimulation. Table 8.1 illus-
trates the efficiency and ability for this type of wireless powering where table 8.2 spec-
ifies the conditions of case 1-5.
T 8.1: Cases for table 8.2
Transmitter Coil Receiver
Case 1: 90mm 1.5mm
Case 2: 90mm 1.5mm with ferrite core
Case 3: 320mm 2mm
Case 4: 140mm 0.4mm
Case 5: 140mm 0.4mm with ferrite core
An initial part in the ‘inductive link’ design has to do with the power transfer efficiency
(η) of the link. The efficiency is important as it gives an indication of the induced
voltage to the secondary (implanted/receiver) coil. From table 8.1 [93] it can be seen
that the efficiency depends upon certain parameters. The first is the ratio of the size of
the sensor/implanted coil to the driving external coil (transmitter). The second is the
number of turns and the thickness of the wires. Since in general the whole requirement
for an implanted system is to be small, factors like the number of turns in the coils, the
diameter of the coil and the diameter of the wire itself can affect sizes. [94]
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Another significant factor affecting the link efficiency is the orientation of the coils to
one another. Figure 8.5 illustrates indicative types of alignment. Any mis-alignment
causes the efficiency to drop. When the coil (mis-)alignment changes, the induced volt-
age will also vary. [95]
F 8.5: Coil Alignments, (a) Ideal alignment, (b) Lateral alignment, (c) Angular
misalignment, (d) General misalignment. Extracted from [95]
Figure 8.4 may also be considered as a transmission method known as ‘Load Shift
Keying’ (LSK). LSK technique can be explained by means of figure 8.6. The internal
circuit’s resonant frequency is changed by modulating the load resistance. Changing
this load will then affect the mutual inductance (M) between the two antennas which in
turn leads to a change in the voltage drop across the external transmitter (VL1). [96]
Looking at the impedance (Z1) of the external circuit:
Z1 =
V1
I1
= R1 + Zr + j
[
ωL1 − ( 1
ωC1
)
]
(8.1)
where ω denotes the chosen frequency of operation. The impedance (Z2) of the sec-
ondary coil is
Z2 =
V2
I2
= jωL2 +
1
1
R2
+ jωC2
(8.2)
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F 8.6: Schematic for the explanation of the Load Shift Keying Technique. Ex-
tracted from [96]
Z2 =
R2
1 + ωR22C
2
2
+ j
(
ωL2 −
ωC2R22
1 + ωR22C
2
2
)
(8.3)
Both the primary and secondary circuits operate at the resonant frequency so that Z1 and
Z2 are purely resistive.
0 = j
(
ωL2 −
ωC2R22
1 + ωR22C
2
2
)
(8.4)
L2
C2R22
=
1
1 + ωR22C
2
2
(8.5)
Hence, Z2 becomes:
Z2 =
R2
1 + ω2C22R
2
2
=
L2
R2C2
(8.6)
The mutual inductance is given as:
M = k
√
L1L2 (8.7)
Where k denotes the coupling coefficient
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Zr is the reflected impedance appearing as part of the total impedance of the primary
coil. Thereby, Zr is given as,
Zr =
(ωM)2
Z2
(8.8)
It can be shown (8.2) that the voltage VL1 across the primary coil is given by:
VL1 =
V1
ωC1(R1 + ω2k2L1C2R2)
(8.9)
From equation 8.9, it is apparent that the voltage across the transmitting antenna (L1)
depends on the load R2 of the implant circuit. Hence a change in the load value changes
the amplitude of the transmitter. This method is highly dependent on the mutual in-
ductance between the two coils: size, power, distance and orientation all play a role.
Distance is the major issue in this case. The problem with the distance is that if the
antennas are too far apart, the induced voltage will not be enough to power the implant
circuit. Circuits utilizing this method tend to operate under a 1cm in range. [96]
Figure 8.7 shows a wireless capacitive sensor utilizing the load-shift-keying method
for data transmission from the implanted unit to the external monitoring system. A
frequency generator is used to drive the external antenna which then transmits that signal
to the implanted circuit. The implant receives the signal and converts it to a DC level.
This is used to power the sensor itself. Data from the sensor drive the transistor Mtx,
whose function is to modulate the load resistance of the implant which according to,
from equation 8.9 cause a change in the amplitude of the signal at the external circuit.
This modulation is subsequently detected by the external circuit.
8.1.3 Application Specific Radio Design
Due to the lack of specific radio systems available for low-power, low-range transmis-
sion, that are small, many engineers design their own that are specific to their parameters
and their application. One such device is the ‘Laboratory-in-a-Pill’ which was designed
by engineers at the University of Glasgow. Data are collected by pH and tempera-
ture sensors and processed (digitized and encoded) by 20mm2 ASIC. The signal is then
passed on to a transmitter which sends the data to an awaiting base station where sensor
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F 8.7: Capacitive Wireless Load-Shift-Keying Sensor System. Extracted from
[97]
data are decoded and displayed on a laptop. The general circuit architecture is described
by figure 8.8. [98]
F 8.8: Laboratory-in-a-pill Device. Extracted from [98]
Figure 8.9 illustrates another example of a wireless device designed at the University
of Michigan. The simplicity of the design is that data from each sensor are digitized
and passed to the transmitter. The transmitter operates when its input is at logic 1,
and switches off when the input is at logic 0. The oscillator section is based around
a Colpitts Oscillator with the carrier switched on and off. The drain inductor required
for the oscillations also acts as the transmitting antenna. Lt is 115nH, the transmitting
frequency is 315MHz operating off a 3V battery at 200µA, however, the transmitter sec-
tion is located completely off-chip and implemented by means of passive components
making it bulky. [99]
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F 8.9: Biotelemetry Microsystem for Measuring Multiple Physiological Parame-
ters: Extracted from [99]
8.2 ISM Bands
A crucial factor that must be considered when designing radio systems is the frequency
of transmission. The frequency controls a number of specifications of the system, if
too low the data rate will be limited, if too high then the power dissipation will be
significantly higher. The choice of frequency is not an arbitrary one since in general
the spectrum is government-regulated. However there are banks of free bands for those
looking into amateur radios and other wireless testing applications. Table 8.3 shows the
bank of ISM bands. [100]
T 8.3: Frequecy ranges used for ISM-systems
Frequency Range Comment Allowed Field strength
Transmission Power
135 kHz low frequency, inductive coupling 72 dBµ A/m
6.765 .. 6.795 MHz medium frequency (ISM), inductive 42 dBµ A/m
coupling
7.400 .. 8.800 MHz medium frequency, used for EAS 9 dBµ A/m
(electronic article surveillance) only
13.553 .. 13.567 MHz medium frequency (13.56 MHz, ISM) 42 dBµ A/m
inductive coupling, contactless smartcards
26.957 .. 27.283 MHz medium frequency (ISM), inductive coupling 42 dBµ A/m
433 MHz UHF (ISM), backscatter coupling 10 .. 100 mW
868 .. 870 MHz UHF (SRD), backscatter coupling 500 mW, Europe only
902 .. 928 MHz UHF (SRD), backscatter coupling 4 W - spread spectrum,
USA/Canada only
2.400 .. 2.483 GHz SHF (ISM), backscatter coupling 4W-spread Spec-USA/
/Canada,500mW-Europe
5.725 .. 5.875 GHz SHF (ISM), backscatter coupling 4W USA/Canada,
500 mW Europe
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Clearly if the frequency is one of the lower bands, then the data rate may be limited.
Also if the frequency is low then the transmission range will also be low. On the other
hand the frequency of transmission is too high, then the power consumption of the
circuit increases.
8.3 Conclusion
The design of smart sensors has been introduced in this chapter. A smart sensors is a
wireless sensor. The three choices available when designing smart sensors are, 1) to
buy an off-the-shelf device, which usually tend to utilize Bluetooth or Zigbee standards
thereby being large power consuming circuits. 2) Use a very short range wireless link
that requires the wireless transfer of power. However the transmission distance of these
devices tend to be sub-cm, and require perfect orientation of their antenna. Therefore
this tends to be unusable, 3) to design an application specific wireless link for the pur-
pose in mind. Previously designed versions are either bulky or require high battery
drain, thereby needing one specific for the system in mind.
Chapter 9
Transmitter
9.1 PLL Based Radio
A wireless unit is required for data transfer from a sensor interface circuit placed within
an incubator to some external unit that will connect to a PC which may interpret the re-
sults. As the monitored chemical reactions are generally slow (hours, days even weeks),
the data rate will also in general be low. In the incubator, the transmitting antenna can
be situated close to the inside wall. On the outside, the receiver antenna may also be
placed on the incubator wall. By reducing the transmitting distance, the power con-
sumption may also be reduced. However in reality the transmitting and the receiving
antenna might not be perfectly aligned. The wireless device should be able to deal with
small variations of antennae positioning. Clearly if the radio circuits are small, then
they can be manufactured on the same die as the Sinh Current Amplifier designed in
chapter 5 thus keeping the design simple.
9.1.1 Types of Transmission
Simple wireless transmission comes in three modes, ASK, PSK and FSK (figure 9.1).
Amplitude Shift Keying (ASK) represents changes in amplitude as different input logic
levels. However this may be problematic should there be any movement in the antenna,
or if the received signal is weak. Phase Shift Keying (PSK) uses changes in phase to
represent data in the format of logic 1’s and logic 0’s. The design of radio systems which
uses the method of transmission requires that each path within the circuit have their
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F 9.1: ASK, PSK and FSK
delay’s minimized. Frequency Shift Keying (FSK), states that a change in frequency
represents logic 1 and 0.
9.1.2 Proposed Radio Design
A VCO is a voltage controlled oscillator, that is, the input voltage - which in our case
will ultimately be the data coming from the Sinh current amplifier - controls the output
frequency. When those data are transmitted and the reverse is performed by the receiver,
then a wireless unit is designed. The transmitter converts a logic 1 or 0 to a high or a
low frequency, while the receiver converts - by means of a Phase Locked Loop (PLL)
- those frequencies to logic 1’s and 0’s respectively. The block diagram of this simple
radio is shown in figure 9.2.
F 9.2: The proposed simple radio: VCO transmitter, PLL receiver. Extracted
from [101]
The PLL works by having an identical VCO to that within the transmitter (VCOtran).
The PLL makes the output frequency of its VCO (VCOrec) equal to that of VCOtran. By
making the two outputs the same and the two VCO’s being of the same ‘model’, then
their inputs must match. The data being fed into VCOtran is recreated at VCOrec.
In what follows a simple wireless unit, along the lines explained above, for the trans-
mission of data from the Sinh Current Amplifier is to be elaborated. In our case the
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optimal method of data transmission is FSK, utilizing different frequencies to represent
logic 1’s and 0’s allows for the VCO to be used as the transmitter. Within the receiver,
a Phase Locked Loop is used to decode the transmitted signal.
9.2 Oscillators
The heart of the transmitter is essentially the oscillator itself. There are many options in
choosing the oscillator, however prior to its design, the frequency of operation should be
stated. When choosing the frequency table 8.3 is imperative. Frequencies higher than
20MHz are used by amateur radio enthusiast, walkie-talkie, GSM or other powerful
wireless devices. On the other hand, lower frequencies are difficult to design for as they
require larger component sizes. Therefore the operation frequency that the wireless
device is to be designed for was chosen to be the 13.553-13.567MHz range.
The call for wireless devices and circuits, has lead to a greater need for oscillators and
clocks. In an attempt to match the demand for smaller and faster oscillators more and
more groups are interested in researching this area of analogue design. The most com-
monly used harmonic oscillators are those which use resonant LC tanks - LC oscillators.
Their popularity arises due to the simplicity of their design and implementations. How-
ever the LC oscillators suffer in size as the physical dimensions of the inductor tends to
be far greater than any active on-chip device. The performance of the LC oscillator is
also attributed to the quality factor Q of both the inductor and the capacitor. Whereas
previously, small and high Q inductors were difficult to fabricate on-chip, recent ad-
vance in the research of monolithic IC’s have allowed these obstacles to be overcome.
[102] [103]
Inductor - Capacitor oscillators consist of three parts (figure 9.3). Firstly an amplifier
to re-enforce the oscillation swings, secondly an LC tank which stores and discharges
energy from the inductor and capacitor and finally an output feedback branch to the
input of the amplifier which helps overcome the effect of damping caused by the LC
tank.
9.2.1 LC Oscillator
A typical LC oscillator is shown in figure 9.4.
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F 9.3: LC oscillator Basic diagram. Extracted from [102]
F 9.4: (a) Typical Differential LC oscillator, (b) Negative impedance
(
− 2gm
)
of
cross coupled pairs. Extracted from [102]
It operates based on the principle that the LC tank creates a resonant frequency. Con-
sider an impulse response (figure 9.5b) applied to the inductor L1, the LC tank would
cause a damped ringing response whose frequency is dictated by equation 9.1 (illus-
trated by figure 9.5c). Under normal conditions this ringing would dampen. However
due to the operation of the cross coupled Q1 and Q2 the ringing (oscillations) increase
in amplitude until they swing between the power supply rails [104]. Hence Q1 and Q2
alternate between the on and off state. [105]
f req =
1
2pi
√
LC
(9.1)
The frequency of oscillation of the LC oscillator is determined by the inductor and
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F 9.5: (a) Inductor, (b) Impulse response applied to an inductor, (c) ringing re-
sponse of the inductor.
capacitor along both branches of the circuit illustrated in figure 9.4. Due to the cross
coupling effect of M1 and M2 a negative impedance of − 1gm occur at each of the drain
terminals of the transistors.
9.2.2 Colpitts Oscillator
Combining a resonator with an active component is also the way to create a Colpitts
oscillator. It uses a resonator composed of capacitors with positive feedback provided
by the MOS transistor for oscillations to occur. Figure 9.6 shows the configuration of
a typical Colpitts circuit. The frequency of oscillation is decided by the sizing of the
capacitors and inductors and given in equation 9.2. [106]
f req =
1
2pi
√
L
(
C1C2
C1+C2
) (9.2)
Note how the capacitively coupled Colpitts oscillator takes the feedback (referring fig-
ure 9.3) from between C1 and C2 in figure 9.6.
Consider that the circuit in figure 9.4 is implemented, a capacitor size of 10pF, and an
inductor of 10µH yields an output frequency of 16MHz. Generally speaking a 10µH
inductor is a bulky component susceptible to noise.
The Colpitts oscillator can achieve high voltage swings compared to its cross coupled
counterpart, however the Colpitts is unlikely to be used on chip as it is highly suscepti-
ble to common mode noise (substrate and supply). Also in order to obtain the desired
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F 9.6: Typical Colpitts Oscillator. Extracted from [106]
frequency output exact capacitor and inductor dimensions are required. Therefore struc-
tures using inductors are challenging. [107]
9.3 Ring Oscillator
Ring oscillators are invaluable circuit blocks in today’s electronic world. Many digital
chips require clock signals to perform their functions. From switched-capacitor circuits
to ADCs, digital clock signals are required. The simplest way to construct this is by
means of a ring oscillator. A ring oscillator is based on an inverter chain with an odd
number of stages (if it were an even number of stages, the output would be the same as
the input).
9.3.1 Ring Oscillator Analysis
The ring oscillator can take on a number of different structures, from a differential
ended, to a current-based design. Figure 9.7 shows a basic inverter structure. Here
the operation is simple: when the input is low, the NMOS turns off, and the PMOS
turns on, giving the output a path to the positive power supply rail. When the input is
high, the NMOS turns on, and the PMOS turns off, giving the output a path to the lower
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supply rail. When the input switches the output becomes high. From this, it should be
clear that the time that the output stays ON is determined by the size of the capacitor
and the amount of current drawn (size of the transistor).
F 9.7: (A) a basic inverter, (B) an example of a seven-stage ring oscillator, (C)
typical output waveform from a ring oscillator
The frequency of oscillation depends on the rise and fall time as well as the ON and
OFF time of the transient wave (figure 9.7). Initially looking at the fall time, that is the
time for the output to fall from a logic one to a logic zero. Figure 9.8 shows that t f all is
the time for the output to fall from 0.9Vdd to 0.1Vdd (The reason that it is not between
Vdd and zero, is to take into account noise that may affect the operation).
F 9.8: A definition of t f all. Extracted from [112]
The time interval t f all may also be defined as the time needed for the capacitor (in
figure 9.7a) to discharge through the NMOS to ground. When this happens, the NMOS
transistor will cross two different regions of operations. In the initial phase, the time
taken for the voltage in figure 9.8 to fall from 0.9Vdd to (Vdd−Vtn), the quadratic equation
for the saturation region holds. In the second phase, while the voltage is between (Vdd −
Vtn) to 0.1Vdd, the transistor is within the triode region. [108] [109]
There are two phases:
1. During phase (1) the differential equation governing Vout of the inverter stage
depicted in figure 9.7a is given by:
C
dVout
dt
+
µnCox
2
(W
L
)
(Vdd − Vtn)2 = 0 (9.3)
Transmitter 115
We have to solve for Vout(t) in general and then calculate t f all1 which corresponds
to Vout falling from 0.9Vdd to Vdd − Vtn.
2. During phase (2) the differential equation governing Vout is given by:
C
dVout
dt
+ µnCox
(W
L
) [
(Vdd − Vtn)Vout − Vout2
2]
= 0 (9.4)
Again we have to solve for Vout(t), and then calculate t f all2 which corresponds to
Vout falling from Vdd − Vtn to 0.1Vdd.
Phase 1. It holds:
Re-arranging 9.3 leads to,
dt =
CdVout
1
2µnCox
W
L
[
(Vdd − Vtn)2] (9.5)
Where 9.5 represents the time taken for the voltage at the output node of that specific
inverter to fall from 0.9Vdd to Vdd − Vtn, hence 9.5 maybe expressed as,
t f all1 =
C(0.9Vdd − (Vdd − Vtn))
1
2µnCox
W
L
[
(Vdd − Vtn)2] (9.6)
Phase 2. It holds:
Re-arranging 9.4 leads to,
dt =
CdVout
µnCox
(
W
L
) [
(Vdd − Vtn)Vout − Vout2
2
] = 0 (9.7)
Where 9.7 represents the time taken for the voltage at the output node of that specific
inverter to fall from Vdd − Vtn to 0.1Vdd, hence 9.7 maybe expressed as,
t f all2 =
C(Vdd − Vtn − 0.1Vdd)
µnCox
(
W
L
) [
(Vdd − Vtn)Vout − Vout2
2
] = 0 (9.8)
Combining phase 1 and phase 2, then allows the total fall time to be measured.
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t f all = t f all1 + t f all2 (9.9)
Substituting equation 9.6 and 9.8 into 9.9 and rearranging leads to 9.10
t f all1 + t f all2 =
C
µnCox WL

(0.1Vdd + Vtn))
[
(Vdd − Vtn)Vout − Vout2
2
]
+ 12
[
(0.9Vdd − Vdn)
[
(Vdd − Vtn)2
]]
1
2 (Vdd − Vtn)2
[
(Vdd − Vtn) − V
2
out
2
]
 (9.10)
Assuming that the threshold voltage is approximately half of the power supply (Vtn ≈
1
2Vdd)
Then, equation 9.10 may be re-written as,
t f all1 + t f all2 ≈
C
µnCox WL

(0.9Vdd)
[
1
2VddVout − Vout2
2
]
+ 12
[(
Vdd
2
)3]
1
2
(
1
2Vdd
)2 [
(Vdd − Vtn) − V
2
out
2
]
 (9.11)
Assuming then, that the power supply (Vdd) is less than or equal to 2V, then the term
1
2
(
1
2Vdd
)3
becomes negligible, hence reducing 9.11, leaves, [110] [111], [112]
t f alltotal ≈ (3→ 4)
C
µnCox WL Vdd
(9.12)
Using a similar method, the rise time of the inverter depicted within figure 9.7 maybe
expressed as [110] [111] [112],
trisetotal ≈ (3→ 4)
C
µpCox WL Vdd
(9.13)
9.3.2 The Role of the Number of Stages of a Ring Oscillator
For a 3 stage ring oscillator the propagation of the signals will be as shown in figure
9.9(b). The signals appear as they propagate through the circuit. Figure 9.9(d) illustrates
the case of a 5 stage ring oscillator. Comparing figure 9.9b with 9.9d it should be clear
that an increase in the number of stages N will lead to a decrease of the oscillation
frequency as it takes longer for the signal to go through one full period. Each ‘pass’
of the signal through one of the odd-numbered stages of the oscillator will contribute a
characteristic time delay similar to the approximate values given in the previous section.
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F 9.9: (a) 3 stage ring oscillator, (b) ‘wave’ propagation through circuit in a, (c) 5
stage ring oscillator, (d) ‘wave’ propagation through circuit in c.
The frequency of oscillation of the Ring Oscillator illustrated in figure 9.9 may be ex-
pressed as twice the inverse of the time delay through each inverter (as the signal must
go through the ring twice to complete one period). If the delay through each inverter is
given as τ , then
fosc =
1
2Nτ
(9.14)
With N denoting the total number of stages. [113] [114] [115]
More accurately, the average delay though an inverter may be expressed as τ =
( t f all+trise
2
)
,
so that, [116] [117] [118]
fosc =
1
N(t f all + trise)
(9.15)
This may be re-expressed as equation 9.16 when comparing 9.12 and 9.13 with equation
9.15,
fosc =
1
N
(
4C
µnCOX WL Vdd
+ 4C
µpCOX WL Vdd
) (9.16)
At an initial glance, and bearing in mind the single stage topology of figure 9.7a it seems
that the capacitor value C in 9.16 should correspond to the capacitor value of figure 9.7.
However the parasitic capacitances of the NMOS and PMOS devices should be taken
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into consideration. For a minimum sized transistor of the 0.8µm AMS process, the par-
asitic capacitance is estimated to be 4.5fF. An increase in the size of the transistor will
increase the parasitic capacitance proportionally. For example,
For a 1.6µ0.8µ (2 by 1) device Cpar = 7fF,
For a 1.6µ1.6µ (2 by 2) device Cpar = 9fF,
Once the parasitics are taken into consideration, then the capacitor value Ctot at each
stage of the RO would become: Ctot = (PMOS parasitic cap) + (NMOS parasitic cap) +
(output capacitor)
9.3.3 Example
As an example, if we consider a 5 stage RO built by inverter stages such as those illus-
trated in figure 9.10 then,
F 9.10: Inverter model, of a 5 stage ring oscillator.
The NMOS parasitics will be, 2.4µ1.6µ =
3Wmin
2Lmin
= 3 by 2 = 11.5fF, and the PMOS parasitics
will be 2.4µ1.6µ =
3Wmin
2Lmin
= 3 by 2 = 11.5fF and given that the output capacitor is set to 200fF,
it will hold,
Ctot = 200 f + 11.5 f F + 11.5 f F = 223 f F (9.17)
Leading to a frequency of oscillation of fosc = 7.8MHz when taken into consideration
that for the 0.8µm AMS process µnCox ≈ 28µA/v2 while µpCox ≈ 137µA/v2. The value
taken from the simulator is 7.2MHz (deviation close to 7% with respect to the simulated
value).
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If the number of stages fixed to 5, the power supply fixed to 2V, and the transistors are
kept at a fixed size, then the fosc is controlled only by the capacitance at each inverter
stage. Figure 9.11 and 9.12 illustrated both the simulated and the approximate theoret-
ical values of oscillation frequencies as a function of the capacitor value C. In general,
the theoretically predicted results are close to the simulated ones.
F 9.11: Capacitance controlled oscillation frequency: N = 5, WL n =
3.2µ
0.8µ ,
W
L p =
3.2µ
0.8µ , square wave ring oscillator; frequency range: 202-11MHz
F 9.12: Capacitance controlled oscillation frequency: N = 5, WL n =
1.6µ
1.6µ ,
W
L p =
1.6µ
1.6µ , square wave ring oscillator; frequency range: 60-2MHz
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9.3.4 Variable MOS Capacitor
In order to transform a ring oscillator into a voltage controlled ring oscillator, one of the
parameters in equation 9.16 must change with respect to applied voltage. As N, µ, Cox,
W and L are all fixed once the circuit has been fabricated, and Vdd may be shared, then
the only viable option is to vary the capacitance with respect to voltage. In order to do
this a variable controlled capacitor (varactor) is required.
Figure 9.13a illustrates the transistor-based configuration of a MOS varactor, while
9.13b illustrates its capacitive model.
F 9.13: a) PMOS varactor, b) Capacitive equivalence
1. Initially assume that the gate voltage Vg is greatly positive.
• The positive charge on the gate leads to a strong negative charge under the
gate causing an excess of electrons below the gate (within the channel). This
is known as Accumulation.
2. Decreasing Vg, (making it less positive)
• As the charge on the gate becomes less positive, there is less of a negative
charge under the gate, hence there are fewer electrons in the channel com-
pared to the accumulation phase.
3. Continue to decrease Vg (till Vgb = V f b)
• Accumulation region completely disappears leaving the body neutral (known
as the Flatband region)
4. Decreasing Vg to below V f b (Vg moves towards 0v from a positive voltage)
• The charge on the gate becomes less positive causing a repulsion of elec-
trons which leaves positively charged ions under the gate (depletion region
illustrated in figure 9.14).
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F 9.14: PMOS transistor in depletion mode. Extracted from [80]
5. Decreasing Vg further,
• The charge on the gate decreases, the depletion region becomes deeper and
the negative charge on the gate causes a positive charge in the channel. (In-
version region illustrated in figure 9.15)
F 9.15: PMOS transistor in inversion mode. Extracted from [80]
Analyzing figure 9.13a, Vgb is the potential across the gate and bulk of the PMOS tran-
sistor. This maybe considered as the combination of the potential across the oxide (φox)
and the potential across the substrate (φs). Therefore,
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δVgb = δφox + δφs (9.18)
As δQg is the charge at the gate, when the gate bulk voltage is present, Cgb may then be
expressed as equation 9.19, and represented as figure 9.16,
1
Cgb
=
dφox
dQg
+
dφs
dQg
(9.19)
F 9.16: Gate-Bulk Capacitance Model [119]
Referring to figure 9.13b, −δQg maybe expressed as the charge applied to the substrate
δQc, hence:
1
Cgb
=
1
dQg
dφox
+
1
− dQcdφs
(9.20)
Note that dQgdφox represents Cox.
If the potential across the semiconductor is varied (dφs), the charge within the semicon-
ductor will vary (dQc). The excess charge required must enter the substrate through the
bulk connection, therefore,
Cc = −dQcdφs (9.21)
Hence equation 9.20 may now be re-written as,
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1
Cgb
=
1
Cox
+
1
Cc
(9.22)
Note that the inversion layer spreads in to the depletion region, defining the substrate ca-
pacitance as a parallel combination between the depletion and inversion region. There-
fore, equation 9.22 becomes,
1
Cgb
=
1
Cox
+
1
Cinv +Cdep
(9.23)
Equation 9.23 allows a graph of Cgb vs Vgb to be plotted. During the accumulation
phase, φs is positive and there is an abundance of electrons in the channel which provide
a direct path from the bulk connection to the channel side of the oxide. Hence Cgb is
effectively only the oxide capacitance, Cox. As Vgb decreases, the charge on the gate
decreases causing the formation of a depletion region while the inversion layer has
not yet formed, hence Cgb drops (equation 9.23). As Vgb decreases further still, the
charge on the gate decreases to a point where holes are attracted into the channel. This
creates the inversion layer, as the inversion layer gets stronger, Cinv denominates, the
1/(Cinv +Cdep), thereby returning Cgb to Cox
Figure 9.17 illustrates the intuitive PMOS’s gate bulk capacitance vs gate voltage for
small and slow incremental variations of δVgb. However, should the δVgb be at a higher
frequency, then the dotted line in figure 9.17 will represent the PMOS’s gate bulk ca-
pacitance. The required charge within the substrate when Vgb is rapidly changing, is
provided by the covering or uncovering of acceptor atoms at the bottom of the deple-
tion region. The inversion layer cannot change fast enough as it is isolated between the
oxide and the depletion region, therefore, the inversion layer is never fully formed.
Figure 9.18 illustrates capacitance vs gate bulk potential of a PMOS 15µ by 9µm tran-
sistor simulated in Cadence using the 0.8µm Design Kit.
Figure 9.19 illustrates the frequency vs DC input graph of a three stage voltage con-
trolled ring oscillator.
Figure 9.20 illustrates the frequency vs capacitance of a three stage ring oscillator.
By comparing figure 9.19 and 9.20 provides a Cgb vs Vgb for the PMOS varactor illus-
trated inset in figure 9.21.
Transmitter 124
F 9.17: PMOS varactor Cgb vs Vgb, (dashed line for high frequencies)
F 9.18: Simulated PMOS varactor (inset): Cgb vs Vgb
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F 9.19: Frequency vs DC input of the VCRO (inset)
F 9.20: Frequency vs capacitance of a ring oscillator (inset)
9.3.5 Multitapped Ring Oscillator
Figure 9.22a illustrates a standard single-ended RO whereas figure 9.22b illustrates a
conventional VCRO whose last stage incorporates a MOS varactor as explained in the
previous section. Figure 9.22c illustrates a multi-tapped VCO where each one of the
stages contains a MOS varactor along with the capacitor C f ixed corresponding to each
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F 9.21: Cgb vs Vgb for the PMOS varactor (inset)
stage. In what follows we investigate theoretically, the conditions for which the os-
cillation frequency fosc1 of the conventional VCRO of figure 9.22b and multi-tapped
topology shown in figure 9.22c ( fosc2) are equal. The analysis assumes that the number
of stages and all device sizes are the same for both oscillators. According to 9.22
F 9.22: (a) Ring Oscillator, (b) Conventional VCO, (c) Multitapped VCO
fosc2( f ig9.22c) =
1
N
1
4
[
C f ixed +Cmulti
] 11
µnCox(WL )nVdd
+ 1
µpCox(WL )pVdd
(9.24)
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C f ixed includes the capacitor to ground at each inverter stage plus the transistor para-
sitics. For fosc1 it will hold since the last stage has a different capacitor value:
fosc1( f ig9.22b) =
1[
(N − 1)[t f all + trise] + [t f all + trise] f inal−stage
] (9.25)
which can be re-expressed as:
fosc1( f ig9.22b) =
1[
(N − 1)
(
4C f ixed
µnCox(WL )nVdd
+
4C f ixed
µpCox(WL )pVdd
)
+
(
4(C f ixed+Clarge)
µnCox(WL )nVdd
+
4(C f ixed+Clarge)
µpCox(WL )pVdd
)]
(9.26)
By direct comparison of 9.24 and 9.26 it should be clear that,
N4[C f ixed +Cmulti] = (N − 1)4C f ixed + ((4C f ixed) + (4Clarge)) (9.27)
Then fosc1 = fosc2 , however, equation 9.27 reduces to,
NCmulti = Clarge−MOS (9.28)
In other words relation 9.28 reveals that in order for fosc1 to equal fosc2 ,Cmulti =
Clarge−MOS
N .
These smaller (thanClarge)Cmulti capacitor values suggest that the amplitude of the signal
fed-back through the MOS varactor should reduce.
9.3.6 Multi-tapped RingOscillator: properties and comparison with
conventional Ring Oscillator
In this section we examine in a rather detailed manner, the properties and behavior of the
signal appearing on the control (DC input) line of the MOS varactor for both the multi-
tapped and the conventional VCO. Referring to the multi-tapped case (see figure 9.23),
when the MOS varactor control terminals (DC input) are all connected together, then
signals fed back through each of the many MOS varactors will appear on the control
line (DC input) affected of course by the MOS varactor non-linearity. Due to the nature
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of operation of the RO, each of these signals will be delayed through each inverter stage
by θ, whereas the delay through each MOS capacitor is symbolized as φ.
F 9.23: Three-stage voltage controlled ring oscillator
Figure 9.24 illustrates in a rather idealized manner the waveform at points A, B and C
of figure 9.23. (Due to the charging and discharging of the capacitors the waveforms at
A, B and C will actually be skewed).
F 9.24: Signal Analysis
Due to the charging and discharging rate the current at the control line does not smooth
out. Clearly this current will in general be affected by the size of the MOS varactor.
As explained in the previous paragraph, when a multi-tapped RO is designed to operate
at the same frequency as a conventional one with the same number of stages N, then
Cmulti = 1NClarge−MOS . These reduced (MOS) varactor values suggest that the current fed
back through each of the multi-tapped MOS varactors will be smaller than the current
fed back through the single MOS varactor of the conventional case. Before examining
this behavior it is worth considering the conventional case. However, prior to this it is
worth investigating the effect of the superposition action taking place at the control line
in the multi-tapped case.
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Figure 9.25 illustrates signals on the control line of two sets of three-stage multi-tapped
oscillators (figure 9.26); one for which all control inputs are connected together and
one for which they are not. Figure 9.25 illustrates the results of the circuit depicted
in figure 9.26. As can be seen, the amplitude variation is smaller by about 20% when
all control inputs are combined together. In an effort to understand further how this
signal cancellation takes place we now investigate it analytically though in a rather
approximate manner.
F 9.25: Comparison of two 3-stage multi-tapped RO’s (also consult figure 9.26)
with the MOS capacitor control lines all connected together (‘net67’ trace) and when
they are not. Superposition of signals seems to lead to amplitude reduction. All PMOS
varactors are of the same size.
Under the assumption that all MOS varactor are identical and that the signals appearing
at each one of the control lines are (very approximately admittedly) of triangular form
(this can be justified qualitatively by the fact that the capacitors are being charged and
discharged and empirically by graphs similar to 9.27) then the following can be argued.
In general a triangular waveform of peak-to-peak amplitude equal to 1 unit will be given
by,
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F 9.26: a) Three stage multi-tapped ring oscillator with individual inputs, b) Three
stage multi-tapped ring oscillator with all inputs connected together. Note all PMOS
varactors are of the same size.
F 9.27: (a) shows expected charging and discharging of a capacitor and (b) shows
what would happen if the charging and discharging occurred at high frequency
xωt =
8
pi2
∞∑
k=1
sin
(
kpi
2
)
sin(kωt)
k2
(9.29)
Given the assumption of matched MOS varactor it is reasonable to deduce that each one
Transmitter 131
of them would introduce the same delay; hence, the signals appearing at the control line
will be delayed versions of 9.29. Given that the period of oscillation Tosc = 2Nτ with τ
denoting the delay of an individual stage, the signals from an N stage oscillator would
have the form:
x1(ωt) =
8
pi2
∞∑
k=1
[
sin
(
kpi
2
)
sin(kω(t − τ))
k2
]
(9.30)
x2(ωt) =
8
pi2
∞∑
k=1
[
sin
(
kpi
2
)
sin(kω(t − 2τ))
k2
]
(9.31)
xN(ωt) =
8
pi2
∞∑
k=1
[
sin
(
kpi
2
)
sin(kω(t − Nτ))
k2
]
(9.32)
Bearing in mind that
τ =
Tosc
2N
→ ωτ = ωTosc
2N
=
pi
N
(9.33)
Relations 9.30, 9.31 and 9.32 can be re-written as follows:
x1(ωt) =
8
pi2
∞∑
k=1
sin (kpi2
)
sin(kω(t − kpiN ))
k2
 (9.34)
x2(ωt) =
8
pi2
∞∑
k=1
sin (kpi2
)
sin(kω(t − k2piN ))
k2
 (9.35)
xN(ωt) =
8
pi2
∞∑
k=1
sin (kpi2
)
sin(kω(t − kNpiN ))
k2
 (9.36)
The superposition signal will now be given by,
Xs(ωt) = x1(ωt) + x2(ωt) + . . . . . . + xN(ωt) (9.37)
Figures 9.28a, 9.28b and 9.28c show confirming results for various for various values
of N (N=3, 5, 7).
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F 9.28: The effect of superposition (relation 9.37) for a) N=3, b) N=5 and c) N=7,
with the amplitude = 1 unit and ω = 10. Observe that as N increases the amplitude of
Xs decreases
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From the above it must have become clear that the superpositioning action leads to
reduced signal levels on the control lines. The comparison between the multi-tapped and
the conventional case by means of simulation results reveals a significant reduction of
the signal amplitude for the multi-tapped case. Figure 9.29a illustrates a 7 stage multi-
tapped oscillator, whereas figure 9.29b illustrates a conventional version corresponding
to the same oscillation frequency. Figure 9.30 and 9.31 show the signals on the control
line for the multi-tapped and the conventional case respectively.
F 9.29: a) Multi-tapped Oscillator, b) Single Tap Oscillator, c) reduced size var-
actor from (a) used in Single Tap Oscillator
Clearly the multi-tapped case corresponds to lower signal amplitude. This is facilitated
both by the fact that the superposition action takes place but also from the fact that the
MOS capacitors for the multi-tapped case are smaller than the single MOS capacitor of
the conventional case (bearing in mind figure 9.28). Figure 9.30 represents the circuit
if figure 9.29a, the multi-tapped feedback noise was recorded as 39mV, while in the
conventional case (figure 9.31) the feedback noise is 549mV. The multi-tapped circuit
provides a 93% reduction in feedback noise. This reduction operates by a two fold
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F 9.30: Single output control line for the multi-tapped oscillator (9.29a)
F 9.31: Single output control line for the single tapped oscillator (9.29b)
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mechanism, 1) reduction in varactor size, 2) signal cancellation. To illustrate the signal
cancellation figure 9.32 depicts the results of the circuit in figure 9.29c.
F 9.32: The reduced size MOS transistor capacitor single tapped oscillator.
Clearly multi-tapping reduces the unwanted signal on the control line (9.29c).
Simulation results for different numbers of stages would also confirm the above behav-
iour. For a single-tap 5-stage oscillator for example with a single tap PMOS capacitor
of 10µm x 0.8µm and for a 0-2V DC input variation, the VCO frequency ranges from
25.24MHz to 25.29MHz; for the multi-tapped case with 1.6µm x 0.8µm PMOS capac-
itors, the output frequency ranges from 24.73MHz to 24.94MHz. However, the reduc-
tion of the amplitude of the unwanted signal on the control line reaches an approximated
90%. For a 3 stage oscillator (multi-tapped, 0.8µm0.8µm PMOS capacitors, 9MHz ±0.03MHz
vs. Single-tapped, 3µm0.8µm PMOS capacitors, 9MHz ± 0.03MHz) as reduction of 82% of
the amplitude of the unwanted signal is achieved (40mV vs. 7mV).
9.3.7 Jitter Noise Analysis
The material covered in this section is based primarily on references [128] and [129]
When designing an oscillator, one of the most important considerations is jitter noise.
Jitter noise is the occurrence of “non-idealities” in the spectrum of the desired signal.
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Should figure 9.33a show the ideal output signal of the oscillator, then figure 9.33b
shows its ideal spectrum. However due to real world occurrences the actual spectrum
of the oscillator will appear more like that in figure 9.33c. In other words, the spectrum
line of the oscillator will be characterized by a finite width. This can be attributed to
noise (unwanted signals) occurring during the transient waveform. For example see
figure 9.34. [121]
F 9.33: (a) Perfect sine wave in the time domain, (b) Perfect sine wave in the
frequency domain, (c) ‘Real’ sine wave in the frequency domain
F 9.34: (a) The ideal transient oscillator signal, (b) the signal in a) with noise
injected when the signal is ‘low’ and (c) the signal in a) with the noise on a transitional
period.
Now specifically looking at the noise for a ring oscillator case, as noise may occur
anywhere in the time domain, it is important to consider where the greatest error could
occur. Assume that the signal is noise free until a noise spike appears to the circuit. In
the transient signal, there are two main points where the spike can occur. Either when
the signal is high or low, or on the transition period of ‘low to high’ or ‘high to low’
(see figure 9.34).
Note that if the current noise is injected when the transient is at a low, the overall
frequency is not changed (see figure 9.34b). If however the noise is added during a
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transitional period, then the frequency has is affected (see figure 9.34c). As a variation
in the frequency will change the operation of the oscillation.
As reported by [120], jitter σtdl may be written as in 13.31 (full analysis in Appendix
A).
σtdl =
2kTγNCVDD
I2N(VDD − VtN)
(9.38)
k is the Boltzmann constant, T represents the absolute temperature, γN is the noise co-
efficient and finally IN is the NMOS current. In other words, the jitter is proportional to
the power supply levels, the integrating capacitor value and the temperature whereas it
is inversely proportional to the square of the current and then device overdrive.
9.3.8 Summary of the VCO Design
The heart of the transmitter unit is the oscillator itself, in order to significantly reduce
the high frequency feedback noise a novel Multi-tapped Voltage Controlled Ring Os-
cillator has been designed. The multi-tapped oscillator provides two fold reduction in
feedback noise, firstly through the reduction in the dimension of the MOS capacitor and
then of signal cancellation. The multi-tapped oscillator may also be used to overcome
any manufacturing errors that may occur. In order for a ‘clean’ (in terms of frequency
domain) output, jitter noise should be minimized. This is done by using small capaci-
tors, low power supply and the MOS transistors should have small widths and lengths.
9.4 Antenna Interface
As explained before we aim at implementing a 13.56MHz short-range link. Conse-
quently a pair of 13.56MHz antennae have been used. Figure 9.35 illustrates the antenna
used.
Figure 9.36 illustrates the experimental setup used for testing how the distance between
the two antennae affects the voltage amplitude received. More specifically: antenna
A is driven by means of a signal generator with a 13.56MHz voltage signal. Antenna
B receives the transmitted signal at various distances from antenna A and for different
voltage swings forced at antenna A. Figure 9.37 illustrates the variation of the received
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F 9.35: The Copytag 13.56MHz antenna used, its dimensions are 35mm by
34mm, cost: £46.53
voltage levels as a function of the distance between the antennae. From the measured
results of figure 9.37 it can be seen that for distances higher than approximately 3.5cm
the received voltage levels start to converge for all transmission swing levels. The max-
imum useful range for the specific pair of antenna seems to be close to 8cm.
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F 9.36: Experimental setup used for testing the antenna link. A Agilent/HP
8116A Signal generator and a Agilent DSO3062A oscilloscope were used.
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Subsequently, the link was S-characterized by means of the Agilent spectrum analyzer
shown in figure 9.38.
F 9.38: Experimental setup for the S-characterisation of the link
Figure 9.39 and 9.40 illustrate the dependence of S 11 and S 21 respectively as a function
of both the antenna distance and the frequency. The measured S 11 results confirm the
fact that the antennae are tuned for the 13.56MHz ISM band. Figure 9.40 illustrates
the dependence of S 21 as a function of both the antennae distance and the frequency
whereas figure 9.41 illustrates the position of the S 11 and S 21 on the Smith Chart. The
data of figure 9.41 allows for matching for a given distance. Examining specifically the
S 11 values, it seems that the further apart the antennae are to one another, the better
matched they are to one another.
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F 9.41: Smith Chart positioning of the measured S 11 and S 21 values for different
distances between the antennae. (A=0.5cm, B=1cm, C=1.5cm, D=2cm etc)
9.5 Antenna Driver
The driver circuit must be able to drive an antenna. The antennas are designed to
have a 50Ω input impedance when the signal being driven into it is at a frequency
of 13.56MHz. Therefore the driver circuit acts as the interface between the antenna and
the VCRO.
The output of the VCRO does not have the power to drive the 50Ω impedance antennae,
hence a driver circuit is required. The circuit provides greater current while maintaining
the voltage swing at the output. Capacitors are used to smooth the square wave output
of the VCRO to a sine wave. The driver current is displayed within figure 9.42a, with
the equivalent model in figure 9.42b.
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F 9.42: The transmitting antenna driver circuit
9.6 Conclusion
The transmitter (shown in figure 9.43) is designed from a multi-tapped ring oscillator
combined with the antenna driving circuit. The VCRO has two inputs,
1. one for logic 1 or 0 (which represents the data) and,
2. fine-tuning the VCRO frequency range.
F 9.43: Block diagram of the transmitting unit
The VCRO will take on the structure of figure 9.44
The DATA conveying transistor is of minimum size in order for the 13.553-13.567MHz
ISM band to be achieved (figure 9.45).
Due to the inaccuracies that may occur during the manufacturing process, it is useful,
even practically imperative to have the second input to set the VCRO’s frequency range.
The FREQUENCY TUNING INPUT allows the 13.553 - 13.567MHz frequency band
to be shifted up or down in frequency (figure 9.46).
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F 9.44: Circuit diagram of the VCRO circuit
F 9.45: Output frequency of the circuit in figure 9.44 when subjected to a logic 1
or 0 at the DATA terminal
F 9.46: Output frequency of the circuit in figure 9.44 when subjected to a variation
in the Frequency tuning input terminal
Chapter 10
Receiver
The transmitter has been designed by using FSK modulation. This is based simply on
the idea that a frequency f1 represents a logic 0 and f0 represents a logic 1. Due to the
frequency range being the 13.56MHz ISM band then f1 and f0 will be 13.553MHz and
13.567MHz respectively. However a decoding mechanism is required, the block which
has the ability to do this is known as the Phase Locked Loop (PLL). This chapter dis-
cusses the design of the receiver circuit, beginning initially with the antenna amplifier,
subsequently the PLL decoder is discussed.
10.1 Amplifier
The first step in any receiver is an amplifier. In general a signal received by an antenna
will be too weak to be directly processed and therefore an amplifier is required. In most
present day wireless units the first block tends to be a Low Noise Amplifier (LNA). This
block requires an inductor biasing network to be correctly tuned for amplification with
the desired frequency band [125] [128]. As the frequency is around the 13.56MHz,
the inductors which make up the biasing network would be large. As the frequency
is low, simple amplification methods can be utilized. As the signal is single-ended, a
single (active) transistor amplifier may be used. Simply put, the input signal is biased
to a positive DC level and applied to the gate of a common source amplifier (see figure
10.1).
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F 10.1: Receiver Antenna Amplifier
10.2 Phase Locked Loop - Theory Summary
The generic make-up of a PLL is shown in figure 10.2
F 10.2: Traditional Phase Locked Loop
The PLL works on the principle of attempting to force the signals y(t) to become equiv-
alent to x(t) (assuming the divider is set to 1). The VCO (voltage controlled oscillator)
oscillates initially at a free running frequency, this frequency is then fed in to the divider,
where the frequency is divided and a comparison / reference frequency is generated (as-
suming that the division is set to 1). The comparison frequency (usually the lowest
divided frequency) is fed back to the phase detector (PD). The PD compares the phase
of the reference signal x(t) to that of the divider output. If there is a difference in fre-
quency or phase, the PD will output an error voltage. The loop filter (LPF) removes any
high frequency components from this voltage and generates a DC voltage level propor-
tional to the difference of the inputs, known as the control voltage. The control voltage
is then applied to the VCO and the frequency of operation is adjusted. The new phase
and frequency is fed round the loop, until the difference in phase and frequency between
x(t) and y(t) becomes negligible. Once this occurs the PLL is said to be locked.
Receiver 149
Due to the function of the divider, from one input frequency (the output of the VCO), a
number of output frequencies can be obtained. Also if the divider output, is fed into the
PD, accurate multiples of the comparison frequency (times by one, two, four and eight)
can be obtained. (Note that the divider is not used in this application and so is assumed
to be a divide-by-1 (which is just a wire)).
10.2.1 Voltage Controlled Oscillator
The VCO outputs a waveform whose frequency is proportional to the DC control volt-
age input.
F 10.3: Voltage controlled oscillator operation basics
Let us assume that when t < t0 the two waves have similar frequencies but are out of
phase. To reduce the error, let us assume that Vcont needs to be increased by +V at t =
t0, so that the VCO’s output frequency is increased (figure 10.3). When t = t1, the phase
error has decreased to zero hence Vcont returns to its original value. Now the two signals
have the same frequency and phase (note, that the same result could have been obtained
by lowering the VCO frequency instead of raising it). [122]
Realizing the significance of the history of Vcont, the output of the VCO is not only
determined by the present value of Vcont but also the history of Vcont. So initially the
output phase of the VCO is independent of the reference signal. [123]
The output frequency of the VCO may be written as
ωout = ωFR + KVCOvcont (10.1)
WhereωFR denotes the free running frequency of the voltage controlled oscillator. KVCO
denotes the ‘gain’ of the VCO (hz/s/V).
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Equation 10.1 codifies the frequency of the VCO, while its phase is given by equation
10.2
φout(t) = KVCO
∫
vcontdt (10.2)
This then leads to the input output transfer function to be
φout(s)
Vcont(s)
=
KVCO
s
(10.3)
The integration in equation 10.2 simply means that φout(s) is insensitive to the high
frequency content of Vcont(s). This means that if the input to the VCO changes too fast,
then there will be no difference in the output phase or frequency. This will in turn limit
the sensitivity of the VCO. [124]
10.2.2 Phase Detector
An ideal phase detector (PD) produces an output error signal whose dc value is directly
proportional to the change in phase of the two (periodic) inputs.
Vout = KPD∆φ (10.4)
Where KPD = gain in (V/rad) and ∆φ denotes input phase difference.
F 10.4: Basic phase detector operation: the phase difference ∆φ in (a) produces
aa dc output voltage KPD∆φ(b)
It should be stressed that ideally the relationship between Vout and ∆φ is linear [125]
[126]. Clearly while dealing with square waveforms a simple XOR CMOS logic gate
will provide the operation of the phase detector shown in figure 10.4a.
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10.2.3 Loop Filter
If a simple filter is used (as in figure 10.5), then the transfer function is given as,
F 10.5: Elementary Loop Filter
Vout(s) =
XC(s)
R + XC(s)
Vin(s) (10.5)
Re-arranging and substituting
GLPF(s) =
Vout
Vin
=
1
1 + s
ωLPF
(10.6)
The filter smooths any high frequency signals that may appear at the output of the PD
(as in figure 10.6). [74]
F 10.6: PD LPF output waveform typical examples
10.2.4 Loop Dynamics
Based on the above, the PLL can be redrawn as in figure 10.7.
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F 10.7: Basic PLL Model
The relationship between the input and output phase becomes,
φOUT (s)
φIN(s)
= H(s) =
KPDKVCOGLPF(s)
s + KPDKVCOGLPF(s)
(10.7)
Substituting and rearranging (bear in mind 10.6):
H(s) =
KPDKVCO
s2
ωLPF
+ s + KPDKVCO
(10.8)
Which may be re-written as,
H(s) =
KPDKVCOωLPF
s2 + sωLPF + KPDKVCOωLPF
(10.9)
From the previous equation we see that the PLL is a second order system with the poles
dictated by the LPF and the VCO. From general control theory, the denominator of
equation 10.8 can take the form:
s2 + 2ζωns + ω2n (10.10)
Where ζ is the damping factor and ωn is the natural frequency of the system.
From 10.9 and 10.10,
2ζωn = ωLPF (10.11)
and,
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ω2n = ωLPFKPDKVCO (10.12)
In practical terms, ζ is a crucial factor in the operation of the PLL. The quantity ζ
denotes the degree of damping within the PLL. Consider the circuit shown in figure
10.8a and assume that both VCO’s are of the same ‘model’. If a step input is applied to
VCOA, then the Vc response will be directly related to ζ (illustrated in figure 10.8b).
F 10.8: (a) PLL model used for ζ analysis, (b) ζ value effects on Vc
If ζ (equation 10.11) is too high, then the filter’s cut off frequency is close to the natural
running frequency of the VCO, and so the resulting response is oscillatory. Should ζ
now be too low, then the cut off frequency is also extremely low so that the response
now becomes under-damped hence the loop takes longer to lock. Ideally for the loop to
be critically damped, ζ must be between 0.5 and 1. [122] [127] [129] [130].
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10.2.5 Summary
The PLL part of the wireless unit will be set up as in figure 10.9.
F 10.9: PLL Concept-Based Radio
Here the data that is fed in to the transmitter’s VCO will be a square wave (the output of
a ADC). This knowledge can be used to design a more efficient PLL. Whereas before,
it was said that it would be optimal if ζ is between 0.5 and 1, now there is a different
case. Looking closely at figure 10.8b, it can be seen that as long as the second lobe (the
one which drops) does not fall further than half the Vdd then the designer can use two
inverters to fix the signal to a high. By doing this the designer is free to design the PLL
with out any constraints mentioned.
10.3 Summary
A receiver illustrated in figure 10.10 has been designed for the transmitter unit previ-
ously described. Note that the multi-tapped VCRO described here is of the same model
as that within the transmitter block. When the signal arrives at the antenna and is pre-
processed by the amplifier, the frequency received maybe slightly modified. That is,
the 13.553MHz - 13.567MHz frequencies maybe jointly shifted left or right (in the fre-
quency spectrum). These errors can be practically overcome during the testing phase
by means of the tuning of the ‘DC input’ of the multi-tapped VCRO.
Figure 10.11 illustrates the entire wireless unit combining both the transmitter and the
receiver circuit.
The VCRO in the transmitter works off an FSK transmission method. The receiver
is essentially a PLL which has the same model of VCRO to that of the transmitter’s.
The VCRO in the receiver is modified to match the transmitter’s frequency. If the two
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F 10.10: PLL-based Receiver
F 10.11: The proposed short range radio
VCRO’s have the same output, then it is fair to state that they have the same input. The
receiver then buffers and outputs the transmitters’ VCRO input thereby recovering the
data signal.
Chapter 11
Simulated and Measured Results of the
proposed Radio Link Blocks
The radio system was explained and analyzed in the previous two chapters in full. The
full radio system is shown in figure 11.1. The Copytag 13.56MHz antenna model, which
was S-characterized in full in the previous chapter, was incorporated in the simulated
radio link. In other words the simulation of the radio link includes not only the realistic
transistor models provided by the foundry but also the S-parameters of the antenna link
extracted experimentally.
F 11.1: Block-level schematic of the simulated 13.56MHz radio
This chapter displays the transistor level circuits as well as the simulated and measured
results. Cadence spectre was utilized for simulation purposes with the designed opera-
tion being confirmed by two different technologies (0.8µm and 0.35µm).
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11.1 Simulated Results
The transmitter’s multi-tapped VCRO circuit is displayed in figure 11.2. As explained in
previous chapters, the multitapping allows signal cancellation to occur. The frequency
range output of the VCRO is 13.567 and 13.553MHz respectively. As the input (DC1)
of the multi-tapped transistors varies from 0 to 2v the frequency varies from 16.584-
16.56MHz to 10.255-10.246MHz respectively.
F 11.2: The Transmitter’s multi-tapped VCRO Circuit.
The antenna driver circuit consists of a smoothing capacitor network with a current
driving PMOS transistor in order to obtain a sine wave. The simulated circuit is shown
in figure 11.3.
F 11.3: Antenna Driver Circuit
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The Receiver’s recovery circuit consists of a number of cascaded common source single
ended amplifiers separated by DC blocking capacitors. The full circuit is depicted in
figure 11.4.
F 11.4: Recovery circuit
The receiver makes use of a D-Flip-Flop (dff) to mitigate any non-linearity after the am-
plification of the previous stage (figure 11.1). By using the dff, the waveform received
by the antenna is ‘hardened’ (figure 11.5). As the frequency here is divided by two (by
the dff), the same must be done subsequently at the receivers VCRO. The dff is shown
in figure 11.5.
F 11.5: (a)D-Flip-Flop Circuit, (b) D-FLip-Flop Hardening Function
The Phase Detector is realized by means of an XOR gate. The XOR gate is made up
from standard logic gates shown in figure 11.6.
F 11.6: Phase Detector XOR
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Due to the frequency difference at the inputs of the XOR gate, its output spikes for very
short amounts of time. As the LPF is passive, the phase gain (KLPF depicted by the
positive gradient of figure 10.6) of the XOR gate is of extreme importance.
Figure 11.7a shows an example of the output of the XOR phase detector. Figure 11.7b
illustrates the output of the LPF under standard conditions. Clearly due to KLPF be-
ing insufficient, a charge pump (SSweak) is required to provide sufficient gain (figure
11.7c).
F 11.7: Waveforms of the LPF output with and without a Charge Pump
The charge pump is based on a simple comparator circuit that amplifies the applied
voltage above a preset level (11.8a). The LPF is shown in figure 11.8b, it is based upon
a passive RC design. However as on-chip resistors can be hard to implement, due to
this, the resistors replaced with MOS transistors.
F 11.8: Charge Pump and RC LPF
The full radio circuit shown in figure 11.1 was simulated successfully indicative con-
firming results plotted in figure 11.9. The receiver takes an initial 25µs as a ‘turn on’
start up time. However, after that, the acquisition time is approximately 2µs. (Where
with the term ‘acquisition time’ we refer to the time needed for when the output to
change in response to an input change).
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F 11.9: Simulated (a) Input,(b) Control Voltage and (c) Output (VCOreceiver input)
of the Full Wireless System for a Range of 2.5cm
11.2 Measured Results
The multi-tapped oscillator was initially tested in the lab. The DC1 voltage was varied
and the output frequency was recorded. A number of chips were tested. Their combined
measured results are displayed in figure 11.10. The chip-to-chip variations are relatively
small for 8/11 of the prototype IC’s. Also observe the fairly good linear dependence of
the recorded frequency of oscillation with the DC1 input voltage.
Figure 11.11 shows the DC1 voltage required to obtain the desired 13.56MHz frequency
range for different chips.
Figure 11.12a illustrates the experimental setup in order to test the transmitters oper-
ation. Figure 11.12b displays a transient response recorded from the oscillator for a
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F 11.10: Inter-chip tuning and variation of the multitapping VCRO transmitter as
a function of the input voltage DC1
F 11.11: DC1 input voltage to needed to achieve the correct 13.56MHz frequency
range of 2cm.
Finally figure 11.13 shows the received voltage levels.
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F 11.12: Transmitters’ (a) practical setup, (b) transient response with the antenna
placed 2cm apart
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F 11.13: Vpeak−to−peak vs distance, for the practical setup of the circuit illustrated
in figure 11.12
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11.3 Conclusion
The radio block was designed, analyzed simulated and fabricated. Simulation results of
the transmitter and receiver blocks at 2.5cm apart were successfully presented. A novel
multi-tapped voltage controlled oscillator was introduced and successfully tested in the
laboratory. The multi-tapping requires calibration post-fabrication in order to overcome
any process or manufacturing errors. The transmitter was connected to antenna A while
antenna B was connected to the oscilloscope.
The VCRO (figure 11.14) gave a 20KHz frequency variation when the input DC data in-
put was varied, while the multi-tapped input (DC1) allowing a frequency range covering
12.5MHz to 14.5MHz (illustrated in figure 11.15)
F 11.14: The Transmitter’s Multi-Tapped VCRO Circuit.
F 11.15: Output frequency of the circuit in figure 11.14 when subjected to a
variation at the data and frequency tuning input
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However the operation of the radio could not be verified as the receiver did not operate
as desired. This maybe due to
• The frequency range being too small for the PLL to lock
• Amplifier block not functioning as desired
• Charge pump comparator not providing enough power to drive through the loop
filter
• DC blocking capacitors not large enough to block the DC component of the input
signal
• The bond wire connection from the die to pin of the chip is inductive. This in-
ductance modifies the high frequency signal being applied to the antenna, hence
forces the VCO frequency outside the lock range.
Part IV
Conclusion
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Chapter 12
Conclusion
Stem cells are predicted to become the medical breakthrough of the future. With a
greater understanding of the transformation that stem cells go through when transform-
ing into ‘specialized’ cell, they maybe manipulated to replenish dead cells within the
body. This would provide a cure to such conditions as Parkinson’s disease. In order to
get a better understanding of stem cells they will be placed within an incubator (to be
isolated from external stimuli) - illustrated in figure 12.1 - and their reactions monitored
to different chemical stimuli, to do this a potentiostat is employed. The potentiostat
outputs a current which is a measure of the changes within the electrolyte. However
as this current is too small to be measured directly, some interface is required. As the
solution is within an incubator, a wireless unit is required.
F 12.1: Incubator
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12.1 Sinh Current Amplifier
Figure 12.2 illustrates the standard laboratory setup of a three-electrode-potentiostat.
The potentiostat provides a current output which is driven into an current amplifier
which provides two functions. 1) to provide a virtual ground node for current to be
driven into and 2) to provide sufficient gain for the working electrode current to be
displayed as an output.
F 12.2: Traditional three electrode potentiostat theoretical measurement [38]
Figure 12.3 depicts the novel setup of the potentiostat. The current amplifying op-amp
is replaced with a current conveyor (CCII+) and the Sinh Current Amplifier. The current
conveyor provides a virtual ground node for current to be sinked to. The Sinh Current
Amplifier allows sufficient gain for the working electrode current to be displayed.
F 12.3: Proposed three electrode potentiostat theoretical measurement
The current conveyor (illustrated in figure 12.4) is constructed from a dual rail class AB
current conveyor which provides a low impedance virtual ground node at its input, and
mirrors the input to the output.
The Sinh Current Amplifier (illustrated in figure 12.5) is based on a novel weak inver-
sion synthesis technique. It operates in two stages, initially an input current is converted
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F 12.4: Class AB-Dual Rail-Current Conveyor
to an intermediate sinh voltage via a bias current of I0. Secondly the process is reversed
with the sinh voltage be converted to an output current via bias I1. The gain of the
circuit is equivalent to the ratio of the currents I1 and I0.
The operation of the current amplifier designed was designed, simulated, fabricated and
tested in both the 0.8µm and 0.35µm AMS processes. The results are listed in table
12.1. The operation was also practically verified via laboratory experiment where the
current amplifier acted as the interface between a 125µm platinum working electrode
immersed in a 0.2mM of Ferrocene in an aqueous buffer with 0.15NaCL as the support-
ing electrolyte.
The Sinh Current Amplifier has the potential to replace op-amp-based current amplifi-
cation solutions. The Sinh Current Amplifier is characterized by reduced power supply
levels, generally lower power consumption and the fact that it can operate open-loop
and provide current amplification in a resistorless manner. Together with a short-range
radio it could provide lab-on-chip monitoring solutions. Furthermore its translates to a
bipolar design with the potential of higher speed operation is diverse.
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F 12.5: Sinh Class AB Current Amplifier
Gain x10 x100 x1000 x100
Process 0.8µm AMS 0.35µm AMS
Power Supply ±4V ±4V ±4V ±4V
Power Consumption 0.88µW 4µW 44µW 95µW
Size 1300µ x 1200µm 1500µ x 900µm
3dB Point 160Hz 400Hz
Input referred noise
integrated over a 2pA 2pA
bandwidth of 1KHz
Current Range value for
which deviations from 100p-6n 100p-2.5n 100p-2.5n 3n-16n
nominal gain are below 1%
T 12.1: Sinh Current Amplifier Specifications
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12.2 Radio
The Sinh Current Amplifier of the previous section is designed to be used within an
incubator while monitoring a cell culture. In order for the culture to be completely iso-
lated from external stimuli, the incubator must be completely sealed. Hence a wireless
unit is required. Due to the dimension of the incubator wall, and the low data rate, a low
power Phase Locked Loop based radio was designed. The VCRO based transmitter and
PLL based receiver are illustrated in figure 12.6
F 12.6: Block-level schematic of the simulated 13.56MHz radio
The VCRO has two inputs, one for data and the second to provide a correction system
which overcomes any process and manufacturing errors. The transmitter may then be
tuned to ensure that it is within the 13.56MHz ISM frequency band by performing
post-fabrication calibration. The transmitted consisted of the VCRO which provides
an output frequency of 13.567MHz and 13.553MHz for a data input of logic 1 and 0
respectively. The 13.56MHz signal is then amplified and transmitted via a COPYTAG
13.56MHz antenna.
At the receiver end, the signal is amplified and passed to the PLL. The PLL con-
tains a VCRO of similar ‘model’ to that of the transmitters. By forcing the output
of the VCOreceiver and the received signal to be the same, then the input’s to both the
VCOtransmitter and VCOreceiver must be the same - the data signal has been recovered.
The proposed system was designed and simulated and the operation verified in the
0.35µm and 0.8µm AMS processes. The transmitter was tested with the VCRO fre-
quency tuning input verified, providing a 20KHz (13.553MHz to 13.573MHz) spread
to a data input variation whereas the Frequency Band Tuning input varied the output
frequency output from 12.5MHz to 14.5MHz. This allowed any process and manufac-
turing errors to be overcome.
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12.3 Summary
The combination of the Sinh Current Amplifier and the Wireless Radio has the potential
to form the basis for a complete laboratory on a (3mm by 3mm) chip. By the addition
of an intermediate ADC (which may also be placed on-chip), a totally wireless sensor
node can be realized. This wireless sensor may then be mounted on the head of a sensor
electrode (submerged in a solution) and provide real time physiological monitoring of a
cell culture. The Sinh Current Amplifier was implemented in both the 0.35 and 0.8µm
technologies, each of which had its own advantages. The 0.35µm version proved to
be of higher bandwidth, while the 0.8µm versions was of lower power consumption.
The wireless block’s transmitter unit’s functionality was verified by means of measured
results. However, the wireless block’s receiver units’ total functionality was not prooven
with measured results. On the other hand, the ability to control the multitapped voltage
controlled ring oscillator’s frequency range was indispensable when ensuring that the
transmitter operated to be within the 13.56MHz range.
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Chapter 13
Appendix A: Jitter Noise [121]
In order to analyze the noise in a ring oscillator, the first step is to consider the integral
of the random noise bounded by time td. Consider the current noise signal in:
Vn =
1
C
∫ td
0
indt (13.1)
With Vn now denoting the voltage noise signal appearing at the integrating node.
To find the spectral density of the samples of integrated noise over time, we can perform
the analysis over a fixed unit time window wtd and also assume that the current noise is
uniform over time. Then, [121]
Vn(τ) =
1
C
∫ ∞
0
in(τ)wtd(t − τ)dτ (13.2)
Relation 13.2 codifies the convolution of the signals in(t) and Wtd:
Vn(t) =
1
C
[in(t) ∗ wtd(t)] (13.3)
Applying Laplace transforms,
Vn( f ) =
1
C
In( f )Wtd( f ) (13.4)
Consequently, for the power spectral density (PSD) S vn(t) will hold cite:
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PSD = S vn( f ) =
1
C2
∣∣∣Wtd( f )∣∣∣2 S in( f ) (13.5)
Since the mean square of value of the integrated noise at the end of the integration
window is given by 13.6,
V2n ( f ) =
∫ ∞
0
S Vn( f )d f (13.6)
or bearing in mind 13.5, then:
V2n ( f ) =
1
C2
∫ ∞
0
S in( f )
∣∣∣Wtd( f )∣∣∣2 d f (13.7)
Assuming that Wtd( f ) has a frequency dependence of the form
sin(pitd f )
pi f , then
∫ ∞
0
∣∣∣Wtd( f )∣∣∣2 d f = ∫ ∞
0
∣∣∣∣∣td sin(pitd f )pitd f
∣∣∣∣∣2 d f = tdsinc( f td) (13.8)
Let,
pitd f = xpitd =
dx
d f
(13.9)
Then re-writing 13.8 gives:
∫ ∞
0
∣∣∣Wtd( f )∣∣∣2 d f = 1pitd
∫ (
t2d
sin2(x)
x2
)
(13.10)
Reducing then gives,
∫ ∞
0
∣∣∣Wtd( f )∣∣∣2 d f = tdpi
∫ (
sin2(x)
x2
)
(13.11)
∫ ∞
0
∣∣∣Wtd( f )∣∣∣2 d f = tdpi pi2 (13.12)
∫ ∞
0
∣∣∣Wtd( f )∣∣∣2 d f = td2 (13.13)
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Substituting equation 13.13 into 13.7, then leads to 13.14.
V2n ( f ) =
td
2C2
∫ ∞
0
S in( f ) (13.14)
Therefore the voltage noise depends on the current PSD multiplied by a factor bounded
by a time window. The greater the time window, the greater the noise.
Looking specifically at the ring oscillator high-to-low transition state (tdl), then any
noise will change the time of crossing the Vdd/2 point. The crossing will be given by
the ‘ideal voltage plus the noise voltage’ represented in equation 13.15.
∫ tdl
0
IN + inN
C
dt =
VDD
2
(13.15)
Assuming that an ideal step input (from logic ‘0’ to ‘1’) is applied to the input of an
inverter, tdl is the time taken for the output of the inverter to reach Vdd/2.
tdl =
CVDD
2IN
(13.16)
The mean square value is defined as in equation 13.17
σ2 =
1
S NR2
=
(Noise
Ideal
)2
(13.17)
Therefore for the σ2tdn:
σ2tdl =

∫ tDL
0
inNdt
IN

2
(13.18)
Combining equations 13.15 and 13.16, leads to:
tdl =
∫ tDL
0
( IN + inN
C
dt
) C
IN
(13.19)
tdl =
[∫ tDL
0
( IN
C
dt
)
+
∫ tDL
0
( inN
C
dt
)] C
IN
(13.20)
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tdl =
[∫ tDL
0
(INdt) +
∫ tDL
0
(inNdt)
]
1
IN
(13.21)
tdl =
[∫ tDL
0
(1dt) +
∫ tDL
0
(
inN
IN
dt
)]
(13.22)
tdl =
∫ (
ωtd(t − x) + 1IN
∫
inωtd(t − x)
)
(13.23)
tdl =
1
I2N
Wtd( f )2S in( f ) (13.24)
Therefore the spectral density of tdn can be written as:
S tdl =
t2d
I2N
sinc2( f td)S in(t) (13.25)
With the mean square value being:
σ2 =
∫ ∞
0
S tdld f =
∫ ∞
0
t2dl
I2N
sinc2( f tdl)S inN (13.26)
σ2 =
∫ ∞
0
S tdld f =
S inN
I2N
∫ ∞
0
t2dnsinc
2( f tdl) (13.27)
σ2 =
∫ ∞
0
S tdld f =
S inN
I2N
∫ ∞
0
|Wtd( f )|2 d f (13.28)
σ2 =
∫ ∞
0
S tdld f =
S inN
I2N
tdl
2
(13.29)
Since the spectral noise of a FET is given by 13.30, then jitter may be written as in
13.31.
S inN = 8kTγN
IDNsat
VDD − VtN (13.30)
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σtdl =
2kTγNCVDD
I2N(VDD − VtN)
(13.31)
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